Tests
dashboard | hierarchy | modlist | groups | tests | asserts
Total Coverage Summary 
SCORELINECONDTOGGLEFSMBRANCHASSERTGROUP
79.46 93.81 79.40 87.53 73.08 82.67 98.52 41.24


Total tests in report: 306
Tests are in graded order

Scores are accumulated (Total) and incremental (Incr) for each test.

SCORE LINE COND TOGGLE FSM BRANCH ASSERT GROUP  
TOTAL INCRTOTALINCRTOTALINCRTOTALINCRTOTALINCRTOTALINCRTOTALINCRTOTALINCRNAME
51.30 51.30 80.97 80.97 44.23 44.23 25.18 25.18 52.56 52.56 63.00 63.00 92.19 92.19 1.00 1.00 /workspace/coverage/default/18.rv_dm_autoincr_sba_tl_access.3598251634
59.38 8.08 84.94 3.98 56.32 12.09 53.46 28.28 53.85 1.28 69.17 6.17 93.35 1.16 4.58 3.59 /workspace/coverage/default/0.rv_dm_cmderr_busy.840351334
65.26 5.88 89.17 4.23 64.97 8.65 76.19 22.73 53.85 0.00 71.67 2.50 94.83 1.48 6.18 1.59 /workspace/coverage/default/0.rv_dm_alert_test.3302728023
70.70 5.44 89.58 0.40 69.09 4.12 79.81 3.62 61.54 7.69 73.33 1.67 95.88 1.06 25.70 19.52 /workspace/coverage/cover_reg_top/15.rv_dm_tap_fsm_rand_reset.613142624
73.14 2.44 89.83 0.25 72.12 3.02 81.26 1.45 61.54 0.00 74.33 1.00 95.88 0.00 37.05 11.35 /workspace/coverage/cover_reg_top/1.rv_dm_tl_intg_err.2327276898
75.29 2.14 91.94 2.11 75.69 3.57 82.42 1.17 65.38 3.85 78.33 4.00 95.99 0.11 37.25 0.20 /workspace/coverage/default/44.rv_dm_stress_all.2188443635
76.18 0.89 92.65 0.70 77.06 1.37 82.66 0.24 67.95 2.56 79.67 1.33 95.99 0.00 37.25 0.00 /workspace/coverage/default/0.rv_dm_mem_tl_access_resuming.3741269682
76.99 0.81 92.95 0.30 77.47 0.41 83.47 0.80 71.79 3.85 80.00 0.33 95.99 0.00 37.25 0.00 /workspace/coverage/default/0.rv_dm_jtag_dmi_debug_disabled.2162489997
77.44 0.45 92.95 0.00 77.61 0.14 84.19 0.72 71.79 0.00 80.00 0.00 95.99 0.00 39.54 2.29 /workspace/coverage/cover_reg_top/14.rv_dm_tl_errors.3954269103
77.67 0.23 93.25 0.30 77.88 0.27 84.19 0.00 71.79 0.00 80.83 0.83 95.99 0.00 39.74 0.20 /workspace/coverage/default/1.rv_dm_abstractcmd_status.3756962443
77.88 0.21 93.25 0.00 77.88 0.00 84.19 0.00 71.79 0.00 80.83 0.00 97.15 1.16 40.04 0.30 /workspace/coverage/cover_reg_top/4.rv_dm_csr_aliasing.1018785075
78.08 0.20 93.25 0.00 78.02 0.14 85.04 0.84 71.79 0.00 80.83 0.00 97.36 0.21 40.24 0.20 /workspace/coverage/cover_reg_top/19.rv_dm_tl_errors.2091794441
78.26 0.18 93.25 0.00 78.02 0.00 85.04 0.00 73.08 1.28 80.83 0.00 97.36 0.00 40.24 0.00 /workspace/coverage/default/0.rv_dm_tap_fsm.1046211363
78.44 0.18 93.25 0.00 78.43 0.41 85.60 0.56 73.08 0.00 80.83 0.00 97.47 0.11 40.44 0.20 /workspace/coverage/default/2.rv_dm_sec_cm.866948780
78.57 0.13 93.25 0.00 78.43 0.00 86.08 0.48 73.08 0.00 80.83 0.00 97.47 0.00 40.84 0.40 /workspace/coverage/cover_reg_top/12.rv_dm_tl_intg_err.2613397244
78.67 0.11 93.35 0.10 78.57 0.14 86.08 0.00 73.08 0.00 81.33 0.50 97.47 0.00 40.84 0.00 /workspace/coverage/default/0.rv_dm_rom_read_access.3495915339
78.77 0.10 93.40 0.05 78.85 0.27 86.08 0.00 73.08 0.00 81.50 0.17 97.68 0.21 40.84 0.00 /workspace/coverage/cover_reg_top/3.rv_dm_jtag_dmi_csr_hw_reset.3475272145
78.87 0.10 93.61 0.20 78.85 0.00 86.08 0.00 73.08 0.00 82.00 0.50 97.68 0.00 40.84 0.00 /workspace/coverage/default/0.rv_dm_cmderr_exception.3058678246
78.95 0.08 93.61 0.00 78.85 0.00 86.08 0.00 73.08 0.00 82.00 0.00 98.20 0.53 40.84 0.00 /workspace/coverage/cover_reg_top/2.rv_dm_csr_aliasing.1149730325
79.02 0.07 93.61 0.00 78.85 0.00 86.60 0.52 73.08 0.00 82.00 0.00 98.20 0.00 40.84 0.00 /workspace/coverage/cover_reg_top/16.rv_dm_tl_intg_err.4034758360
79.10 0.07 93.66 0.05 79.12 0.27 86.60 0.00 73.08 0.00 82.17 0.17 98.20 0.00 40.84 0.00 /workspace/coverage/default/0.rv_dm_progbuf_busy.665988952
79.16 0.06 93.66 0.00 79.12 0.00 86.85 0.24 73.08 0.00 82.17 0.00 98.20 0.00 41.04 0.20 /workspace/coverage/cover_reg_top/0.rv_dm_tl_intg_err.1751025369
79.22 0.06 93.76 0.10 79.12 0.00 86.85 0.00 73.08 0.00 82.50 0.33 98.20 0.00 41.04 0.00 /workspace/coverage/default/0.rv_dm_progbuf_read_write_execute.2843163300
79.27 0.05 93.81 0.05 79.26 0.14 86.85 0.00 73.08 0.00 82.67 0.17 98.20 0.00 41.04 0.00 /workspace/coverage/cover_reg_top/0.rv_dm_jtag_dtm_csr_aliasing.3488822748
79.31 0.03 93.81 0.00 79.26 0.00 87.09 0.24 73.08 0.00 82.67 0.00 98.20 0.00 41.04 0.00 /workspace/coverage/cover_reg_top/10.rv_dm_tl_intg_err.3605003417
79.34 0.03 93.81 0.00 79.26 0.00 87.09 0.00 73.08 0.00 82.67 0.00 98.42 0.21 41.04 0.00 /workspace/coverage/cover_reg_top/0.rv_dm_same_csr_outstanding.807827152
79.36 0.03 93.81 0.00 79.26 0.00 87.09 0.00 73.08 0.00 82.67 0.00 98.42 0.00 41.24 0.20 /workspace/coverage/cover_reg_top/17.rv_dm_tl_intg_err.1129047479
79.38 0.02 93.81 0.00 79.40 0.14 87.09 0.00 73.08 0.00 82.67 0.00 98.42 0.00 41.24 0.00 /workspace/coverage/default/0.rv_dm_cmderr_halt_resume.2025581438
79.40 0.02 93.81 0.00 79.40 0.00 87.21 0.12 73.08 0.00 82.67 0.00 98.42 0.00 41.24 0.00 /workspace/coverage/default/46.rv_dm_alert_test.1904866735
79.42 0.02 93.81 0.00 79.40 0.00 87.21 0.00 73.08 0.00 82.67 0.00 98.52 0.11 41.24 0.00 /workspace/coverage/cover_reg_top/14.rv_dm_csr_rw.3104486765
79.43 0.01 93.81 0.00 79.40 0.00 87.29 0.08 73.08 0.00 82.67 0.00 98.52 0.00 41.24 0.00 /workspace/coverage/cover_reg_top/13.rv_dm_tl_intg_err.2585877847
79.44 0.01 93.81 0.00 79.40 0.00 87.37 0.08 73.08 0.00 82.67 0.00 98.52 0.00 41.24 0.00 /workspace/coverage/cover_reg_top/2.rv_dm_tl_intg_err.1988284891
79.45 0.01 93.81 0.00 79.40 0.00 87.45 0.08 73.08 0.00 82.67 0.00 98.52 0.00 41.24 0.00 /workspace/coverage/cover_reg_top/3.rv_dm_tap_fsm_rand_reset.3010233183
79.46 0.01 93.81 0.00 79.40 0.00 87.49 0.04 73.08 0.00 82.67 0.00 98.52 0.00 41.24 0.00 /workspace/coverage/cover_reg_top/10.rv_dm_csr_mem_rw_with_rand_reset.3379315269
79.46 0.01 93.81 0.00 79.40 0.00 87.53 0.04 73.08 0.00 82.67 0.00 98.52 0.00 41.24 0.00 /workspace/coverage/default/13.rv_dm_alert_test.1604599949

Tests that do not contribute to grading

Name
/workspace/coverage/cover_reg_top/0.rv_dm_csr_aliasing.3811438191
/workspace/coverage/cover_reg_top/0.rv_dm_csr_bit_bash.3371552490
/workspace/coverage/cover_reg_top/0.rv_dm_csr_hw_reset.2881950743
/workspace/coverage/cover_reg_top/0.rv_dm_csr_mem_rw_with_rand_reset.1555694994
/workspace/coverage/cover_reg_top/0.rv_dm_csr_rw.952129826
/workspace/coverage/cover_reg_top/0.rv_dm_jtag_dmi_csr_aliasing.148989754
/workspace/coverage/cover_reg_top/0.rv_dm_jtag_dmi_csr_bit_bash.3774679168
/workspace/coverage/cover_reg_top/0.rv_dm_jtag_dmi_csr_hw_reset.3244998571
/workspace/coverage/cover_reg_top/0.rv_dm_jtag_dmi_csr_rw.3436616075
/workspace/coverage/cover_reg_top/0.rv_dm_jtag_dtm_csr_bit_bash.3934211496
/workspace/coverage/cover_reg_top/0.rv_dm_jtag_dtm_csr_hw_reset.3264744914
/workspace/coverage/cover_reg_top/0.rv_dm_jtag_dtm_csr_rw.1877885072
/workspace/coverage/cover_reg_top/0.rv_dm_mem_partial_access.3761016360
/workspace/coverage/cover_reg_top/0.rv_dm_mem_walk.3391878120
/workspace/coverage/cover_reg_top/0.rv_dm_tl_errors.520529246
/workspace/coverage/cover_reg_top/1.rv_dm_csr_aliasing.1896878098
/workspace/coverage/cover_reg_top/1.rv_dm_csr_bit_bash.1008131280
/workspace/coverage/cover_reg_top/1.rv_dm_csr_hw_reset.247385048
/workspace/coverage/cover_reg_top/1.rv_dm_csr_mem_rw_with_rand_reset.1279105927
/workspace/coverage/cover_reg_top/1.rv_dm_csr_rw.2373582810
/workspace/coverage/cover_reg_top/1.rv_dm_jtag_dmi_csr_aliasing.1328657572
/workspace/coverage/cover_reg_top/1.rv_dm_jtag_dmi_csr_bit_bash.3617444669
/workspace/coverage/cover_reg_top/1.rv_dm_jtag_dmi_csr_hw_reset.1868595068
/workspace/coverage/cover_reg_top/1.rv_dm_jtag_dmi_csr_rw.1655690402
/workspace/coverage/cover_reg_top/1.rv_dm_jtag_dtm_csr_aliasing.1934208307
/workspace/coverage/cover_reg_top/1.rv_dm_jtag_dtm_csr_bit_bash.517059505
/workspace/coverage/cover_reg_top/1.rv_dm_jtag_dtm_csr_hw_reset.2091346294
/workspace/coverage/cover_reg_top/1.rv_dm_jtag_dtm_csr_rw.2175124976
/workspace/coverage/cover_reg_top/1.rv_dm_mem_partial_access.667375917
/workspace/coverage/cover_reg_top/1.rv_dm_mem_walk.2286749585
/workspace/coverage/cover_reg_top/1.rv_dm_same_csr_outstanding.3001998950
/workspace/coverage/cover_reg_top/1.rv_dm_tl_errors.2336583770
/workspace/coverage/cover_reg_top/10.rv_dm_csr_rw.602122368
/workspace/coverage/cover_reg_top/10.rv_dm_jtag_dmi_csr_rw.1076510303
/workspace/coverage/cover_reg_top/10.rv_dm_jtag_dtm_csr_rw.2806671486
/workspace/coverage/cover_reg_top/10.rv_dm_same_csr_outstanding.3752190447
/workspace/coverage/cover_reg_top/10.rv_dm_tl_errors.1587942999
/workspace/coverage/cover_reg_top/11.rv_dm_csr_mem_rw_with_rand_reset.2208364948
/workspace/coverage/cover_reg_top/11.rv_dm_csr_rw.1502182170
/workspace/coverage/cover_reg_top/11.rv_dm_jtag_dmi_csr_rw.2507012910
/workspace/coverage/cover_reg_top/11.rv_dm_jtag_dtm_csr_rw.2763571424
/workspace/coverage/cover_reg_top/11.rv_dm_same_csr_outstanding.309465356
/workspace/coverage/cover_reg_top/11.rv_dm_tl_errors.1346436438
/workspace/coverage/cover_reg_top/11.rv_dm_tl_intg_err.1192871195
/workspace/coverage/cover_reg_top/12.rv_dm_csr_mem_rw_with_rand_reset.3767815496
/workspace/coverage/cover_reg_top/12.rv_dm_csr_rw.3649499302
/workspace/coverage/cover_reg_top/12.rv_dm_jtag_dmi_csr_rw.1108309424
/workspace/coverage/cover_reg_top/12.rv_dm_jtag_dtm_csr_rw.744200106
/workspace/coverage/cover_reg_top/12.rv_dm_same_csr_outstanding.8842538
/workspace/coverage/cover_reg_top/12.rv_dm_tap_fsm_rand_reset.4199184966
/workspace/coverage/cover_reg_top/12.rv_dm_tl_errors.3903522298
/workspace/coverage/cover_reg_top/13.rv_dm_csr_mem_rw_with_rand_reset.1149837215
/workspace/coverage/cover_reg_top/13.rv_dm_csr_rw.3703940611
/workspace/coverage/cover_reg_top/13.rv_dm_jtag_dmi_csr_rw.863752575
/workspace/coverage/cover_reg_top/13.rv_dm_jtag_dtm_csr_rw.3873565019
/workspace/coverage/cover_reg_top/13.rv_dm_same_csr_outstanding.3389185971
/workspace/coverage/cover_reg_top/13.rv_dm_tl_errors.3829097396
/workspace/coverage/cover_reg_top/14.rv_dm_csr_mem_rw_with_rand_reset.2236139858
/workspace/coverage/cover_reg_top/14.rv_dm_jtag_dmi_csr_rw.963747676
/workspace/coverage/cover_reg_top/14.rv_dm_jtag_dtm_csr_rw.2471632231
/workspace/coverage/cover_reg_top/14.rv_dm_same_csr_outstanding.843723493
/workspace/coverage/cover_reg_top/14.rv_dm_tap_fsm_rand_reset.3755431178
/workspace/coverage/cover_reg_top/14.rv_dm_tl_intg_err.2969095020
/workspace/coverage/cover_reg_top/15.rv_dm_csr_mem_rw_with_rand_reset.3427080001
/workspace/coverage/cover_reg_top/15.rv_dm_csr_rw.2552455780
/workspace/coverage/cover_reg_top/15.rv_dm_jtag_dmi_csr_rw.102393256
/workspace/coverage/cover_reg_top/15.rv_dm_jtag_dtm_csr_rw.2466935585
/workspace/coverage/cover_reg_top/15.rv_dm_same_csr_outstanding.196658249
/workspace/coverage/cover_reg_top/15.rv_dm_tl_errors.4061187164
/workspace/coverage/cover_reg_top/15.rv_dm_tl_intg_err.2415395674
/workspace/coverage/cover_reg_top/16.rv_dm_csr_mem_rw_with_rand_reset.221635709
/workspace/coverage/cover_reg_top/16.rv_dm_csr_rw.199840926
/workspace/coverage/cover_reg_top/16.rv_dm_jtag_dmi_csr_rw.2478932359
/workspace/coverage/cover_reg_top/16.rv_dm_jtag_dtm_csr_rw.735297407
/workspace/coverage/cover_reg_top/16.rv_dm_same_csr_outstanding.1053816012
/workspace/coverage/cover_reg_top/16.rv_dm_tl_errors.2084785889
/workspace/coverage/cover_reg_top/17.rv_dm_csr_mem_rw_with_rand_reset.1708582441
/workspace/coverage/cover_reg_top/17.rv_dm_csr_rw.2532222028
/workspace/coverage/cover_reg_top/17.rv_dm_jtag_dmi_csr_rw.2327718048
/workspace/coverage/cover_reg_top/17.rv_dm_jtag_dtm_csr_rw.3423001169
/workspace/coverage/cover_reg_top/17.rv_dm_same_csr_outstanding.3705813133
/workspace/coverage/cover_reg_top/17.rv_dm_tl_errors.3102017352
/workspace/coverage/cover_reg_top/18.rv_dm_csr_mem_rw_with_rand_reset.3305756512
/workspace/coverage/cover_reg_top/18.rv_dm_csr_rw.2210600422
/workspace/coverage/cover_reg_top/18.rv_dm_jtag_dmi_csr_rw.151015586
/workspace/coverage/cover_reg_top/18.rv_dm_jtag_dtm_csr_rw.1869079243
/workspace/coverage/cover_reg_top/18.rv_dm_same_csr_outstanding.567063426
/workspace/coverage/cover_reg_top/18.rv_dm_tap_fsm_rand_reset.2059855200
/workspace/coverage/cover_reg_top/18.rv_dm_tl_errors.2981554865
/workspace/coverage/cover_reg_top/18.rv_dm_tl_intg_err.3464417774
/workspace/coverage/cover_reg_top/19.rv_dm_csr_mem_rw_with_rand_reset.2973400159
/workspace/coverage/cover_reg_top/19.rv_dm_csr_rw.3563028421
/workspace/coverage/cover_reg_top/19.rv_dm_jtag_dmi_csr_rw.3853448700
/workspace/coverage/cover_reg_top/19.rv_dm_jtag_dtm_csr_rw.1353389724
/workspace/coverage/cover_reg_top/19.rv_dm_same_csr_outstanding.1666383079
/workspace/coverage/cover_reg_top/19.rv_dm_tl_intg_err.2649996603
/workspace/coverage/cover_reg_top/2.rv_dm_csr_bit_bash.1230575994
/workspace/coverage/cover_reg_top/2.rv_dm_csr_hw_reset.1478302926
/workspace/coverage/cover_reg_top/2.rv_dm_csr_mem_rw_with_rand_reset.2961420049
/workspace/coverage/cover_reg_top/2.rv_dm_csr_rw.2719114775
/workspace/coverage/cover_reg_top/2.rv_dm_jtag_dmi_csr_aliasing.2888936164
/workspace/coverage/cover_reg_top/2.rv_dm_jtag_dmi_csr_bit_bash.1248315931
/workspace/coverage/cover_reg_top/2.rv_dm_jtag_dmi_csr_hw_reset.3215168280
/workspace/coverage/cover_reg_top/2.rv_dm_jtag_dmi_csr_rw.4259083751
/workspace/coverage/cover_reg_top/2.rv_dm_jtag_dtm_csr_aliasing.3370482797
/workspace/coverage/cover_reg_top/2.rv_dm_jtag_dtm_csr_bit_bash.4230539213
/workspace/coverage/cover_reg_top/2.rv_dm_jtag_dtm_csr_hw_reset.208100261
/workspace/coverage/cover_reg_top/2.rv_dm_jtag_dtm_csr_rw.1103622979
/workspace/coverage/cover_reg_top/2.rv_dm_mem_partial_access.3704205176
/workspace/coverage/cover_reg_top/2.rv_dm_mem_walk.3087456173
/workspace/coverage/cover_reg_top/2.rv_dm_same_csr_outstanding.4072513344
/workspace/coverage/cover_reg_top/2.rv_dm_tl_errors.4168367272
/workspace/coverage/cover_reg_top/23.rv_dm_tap_fsm_rand_reset.4261041874
/workspace/coverage/cover_reg_top/3.rv_dm_csr_aliasing.2621128403
/workspace/coverage/cover_reg_top/3.rv_dm_csr_bit_bash.3289096877
/workspace/coverage/cover_reg_top/3.rv_dm_csr_hw_reset.1803238187
/workspace/coverage/cover_reg_top/3.rv_dm_csr_mem_rw_with_rand_reset.3822463857
/workspace/coverage/cover_reg_top/3.rv_dm_csr_rw.587179918
/workspace/coverage/cover_reg_top/3.rv_dm_jtag_dmi_csr_aliasing.2107410152
/workspace/coverage/cover_reg_top/3.rv_dm_jtag_dmi_csr_bit_bash.719654651
/workspace/coverage/cover_reg_top/3.rv_dm_jtag_dmi_csr_rw.561942007
/workspace/coverage/cover_reg_top/3.rv_dm_jtag_dtm_csr_aliasing.753202571
/workspace/coverage/cover_reg_top/3.rv_dm_jtag_dtm_csr_bit_bash.4071353196
/workspace/coverage/cover_reg_top/3.rv_dm_jtag_dtm_csr_hw_reset.4093423808
/workspace/coverage/cover_reg_top/3.rv_dm_jtag_dtm_csr_rw.346670789
/workspace/coverage/cover_reg_top/3.rv_dm_mem_partial_access.1891245932
/workspace/coverage/cover_reg_top/3.rv_dm_mem_walk.338591785
/workspace/coverage/cover_reg_top/3.rv_dm_same_csr_outstanding.3788753691
/workspace/coverage/cover_reg_top/3.rv_dm_tl_errors.2135207422
/workspace/coverage/cover_reg_top/3.rv_dm_tl_intg_err.2159270515
/workspace/coverage/cover_reg_top/32.rv_dm_tap_fsm_rand_reset.125100608
/workspace/coverage/cover_reg_top/4.rv_dm_csr_bit_bash.2034043133
/workspace/coverage/cover_reg_top/4.rv_dm_csr_hw_reset.3635736432
/workspace/coverage/cover_reg_top/4.rv_dm_csr_mem_rw_with_rand_reset.1558707278
/workspace/coverage/cover_reg_top/4.rv_dm_csr_rw.338120990
/workspace/coverage/cover_reg_top/4.rv_dm_jtag_dmi_csr_aliasing.3823674104
/workspace/coverage/cover_reg_top/4.rv_dm_jtag_dmi_csr_bit_bash.1949418578
/workspace/coverage/cover_reg_top/4.rv_dm_jtag_dmi_csr_hw_reset.2049266301
/workspace/coverage/cover_reg_top/4.rv_dm_jtag_dmi_csr_rw.4005528983
/workspace/coverage/cover_reg_top/4.rv_dm_jtag_dtm_csr_aliasing.3999853497
/workspace/coverage/cover_reg_top/4.rv_dm_jtag_dtm_csr_bit_bash.3794722836
/workspace/coverage/cover_reg_top/4.rv_dm_jtag_dtm_csr_hw_reset.3959821771
/workspace/coverage/cover_reg_top/4.rv_dm_jtag_dtm_csr_rw.2131446614
/workspace/coverage/cover_reg_top/4.rv_dm_mem_partial_access.961442702
/workspace/coverage/cover_reg_top/4.rv_dm_mem_walk.3738683253
/workspace/coverage/cover_reg_top/4.rv_dm_same_csr_outstanding.2318683942
/workspace/coverage/cover_reg_top/4.rv_dm_tap_fsm_rand_reset.1027843707
/workspace/coverage/cover_reg_top/4.rv_dm_tl_errors.1076942257
/workspace/coverage/cover_reg_top/4.rv_dm_tl_intg_err.3808793859
/workspace/coverage/cover_reg_top/5.rv_dm_csr_mem_rw_with_rand_reset.3282647455
/workspace/coverage/cover_reg_top/5.rv_dm_csr_rw.2914739658
/workspace/coverage/cover_reg_top/5.rv_dm_jtag_dmi_csr_rw.2786264037
/workspace/coverage/cover_reg_top/5.rv_dm_jtag_dtm_csr_rw.3436760121
/workspace/coverage/cover_reg_top/5.rv_dm_same_csr_outstanding.1009740123
/workspace/coverage/cover_reg_top/5.rv_dm_tl_errors.3912357201
/workspace/coverage/cover_reg_top/5.rv_dm_tl_intg_err.3826576802
/workspace/coverage/cover_reg_top/6.rv_dm_csr_mem_rw_with_rand_reset.2258121230
/workspace/coverage/cover_reg_top/6.rv_dm_csr_rw.1438442115
/workspace/coverage/cover_reg_top/6.rv_dm_jtag_dmi_csr_rw.1435046157
/workspace/coverage/cover_reg_top/6.rv_dm_jtag_dtm_csr_rw.1816818626
/workspace/coverage/cover_reg_top/6.rv_dm_same_csr_outstanding.1922938525
/workspace/coverage/cover_reg_top/6.rv_dm_tl_errors.942590310
/workspace/coverage/cover_reg_top/6.rv_dm_tl_intg_err.1141313979
/workspace/coverage/cover_reg_top/7.rv_dm_csr_mem_rw_with_rand_reset.3410753609
/workspace/coverage/cover_reg_top/7.rv_dm_csr_rw.3513677396
/workspace/coverage/cover_reg_top/7.rv_dm_jtag_dmi_csr_rw.470440998
/workspace/coverage/cover_reg_top/7.rv_dm_jtag_dtm_csr_rw.1892288301
/workspace/coverage/cover_reg_top/7.rv_dm_same_csr_outstanding.2399406041
/workspace/coverage/cover_reg_top/7.rv_dm_tl_errors.87716550
/workspace/coverage/cover_reg_top/7.rv_dm_tl_intg_err.2523491818
/workspace/coverage/cover_reg_top/8.rv_dm_csr_mem_rw_with_rand_reset.995177160
/workspace/coverage/cover_reg_top/8.rv_dm_csr_rw.1100213359
/workspace/coverage/cover_reg_top/8.rv_dm_jtag_dmi_csr_rw.3434600584
/workspace/coverage/cover_reg_top/8.rv_dm_jtag_dtm_csr_rw.3149429724
/workspace/coverage/cover_reg_top/8.rv_dm_same_csr_outstanding.172163574
/workspace/coverage/cover_reg_top/8.rv_dm_tap_fsm_rand_reset.3679939950
/workspace/coverage/cover_reg_top/8.rv_dm_tl_errors.4275006680
/workspace/coverage/cover_reg_top/8.rv_dm_tl_intg_err.3432773352
/workspace/coverage/cover_reg_top/9.rv_dm_csr_mem_rw_with_rand_reset.1949139892
/workspace/coverage/cover_reg_top/9.rv_dm_csr_rw.3046993623
/workspace/coverage/cover_reg_top/9.rv_dm_jtag_dmi_csr_rw.1231887613
/workspace/coverage/cover_reg_top/9.rv_dm_jtag_dtm_csr_rw.3479077564
/workspace/coverage/cover_reg_top/9.rv_dm_same_csr_outstanding.4142295136
/workspace/coverage/cover_reg_top/9.rv_dm_tl_errors.47966315
/workspace/coverage/cover_reg_top/9.rv_dm_tl_intg_err.493046307
/workspace/coverage/default/0.rv_dm_abstractcmd_status.3127979073
/workspace/coverage/default/0.rv_dm_cmderr_not_supported.3062687463
/workspace/coverage/default/0.rv_dm_dataaddr_rw_access.1160039206
/workspace/coverage/default/0.rv_dm_hart_unavail.1026094016
/workspace/coverage/default/0.rv_dm_jtag_dmi_dm_inactive.4141180352
/workspace/coverage/default/0.rv_dm_jtag_dtm_hard_reset.1680031922
/workspace/coverage/default/0.rv_dm_mem_tl_access_halted.1892299964
/workspace/coverage/default/0.rv_dm_ndmreset_req.3155999688
/workspace/coverage/default/0.rv_dm_sec_cm.3397413237
/workspace/coverage/default/0.rv_dm_smoke.2563138163
/workspace/coverage/default/1.rv_dm_alert_test.4287776132
/workspace/coverage/default/1.rv_dm_cmderr_busy.3791767165
/workspace/coverage/default/1.rv_dm_cmderr_exception.82360188
/workspace/coverage/default/1.rv_dm_cmderr_halt_resume.3539302763
/workspace/coverage/default/1.rv_dm_cmderr_not_supported.616329015
/workspace/coverage/default/1.rv_dm_dataaddr_rw_access.3995223356
/workspace/coverage/default/1.rv_dm_hart_unavail.1449193126
/workspace/coverage/default/1.rv_dm_jtag_dmi_debug_disabled.46164589
/workspace/coverage/default/1.rv_dm_jtag_dmi_dm_inactive.3719787329
/workspace/coverage/default/1.rv_dm_jtag_dtm_hard_reset.3721216941
/workspace/coverage/default/1.rv_dm_mem_tl_access_halted.3011561088
/workspace/coverage/default/1.rv_dm_mem_tl_access_resuming.1207872736
/workspace/coverage/default/1.rv_dm_ndmreset_req.2844966214
/workspace/coverage/default/1.rv_dm_progbuf_busy.2103052261
/workspace/coverage/default/1.rv_dm_progbuf_read_write_execute.1648874467
/workspace/coverage/default/1.rv_dm_rom_read_access.2279970819
/workspace/coverage/default/1.rv_dm_sec_cm.3922960125
/workspace/coverage/default/1.rv_dm_smoke.2781538331
/workspace/coverage/default/10.rv_dm_alert_test.104175138
/workspace/coverage/default/11.rv_dm_alert_test.3781659769
/workspace/coverage/default/11.rv_dm_delayed_resp_sba_tl_access.3912931627
/workspace/coverage/default/12.rv_dm_alert_test.1716353959
/workspace/coverage/default/12.rv_dm_stress_all.3344552541
/workspace/coverage/default/14.rv_dm_alert_test.2094502069
/workspace/coverage/default/15.rv_dm_alert_test.2665121684
/workspace/coverage/default/16.rv_dm_alert_test.1856408067
/workspace/coverage/default/16.rv_dm_autoincr_sba_tl_access.1182063827
/workspace/coverage/default/16.rv_dm_sba_tl_access.2855607596
/workspace/coverage/default/17.rv_dm_alert_test.2484900302
/workspace/coverage/default/18.rv_dm_alert_test.1958619282
/workspace/coverage/default/18.rv_dm_sba_tl_access.3176133546
/workspace/coverage/default/19.rv_dm_alert_test.1188444613
/workspace/coverage/default/2.rv_dm_alert_test.71938534
/workspace/coverage/default/2.rv_dm_hart_unavail.1933180636
/workspace/coverage/default/20.rv_dm_alert_test.1004709468
/workspace/coverage/default/21.rv_dm_alert_test.3352619736
/workspace/coverage/default/22.rv_dm_alert_test.3126880784
/workspace/coverage/default/23.rv_dm_alert_test.478908912
/workspace/coverage/default/24.rv_dm_alert_test.3367786028
/workspace/coverage/default/25.rv_dm_alert_test.2609852748
/workspace/coverage/default/26.rv_dm_alert_test.3565888104
/workspace/coverage/default/27.rv_dm_alert_test.82721742
/workspace/coverage/default/28.rv_dm_alert_test.3433187301
/workspace/coverage/default/29.rv_dm_alert_test.1878671338
/workspace/coverage/default/3.rv_dm_alert_test.3564381708
/workspace/coverage/default/3.rv_dm_hart_unavail.3875480896
/workspace/coverage/default/3.rv_dm_sec_cm.2347634471
/workspace/coverage/default/30.rv_dm_alert_test.3040338952
/workspace/coverage/default/31.rv_dm_alert_test.3864245117
/workspace/coverage/default/32.rv_dm_alert_test.675775034
/workspace/coverage/default/33.rv_dm_alert_test.435054747
/workspace/coverage/default/34.rv_dm_alert_test.330845736
/workspace/coverage/default/35.rv_dm_alert_test.3563464568
/workspace/coverage/default/36.rv_dm_alert_test.1916319140
/workspace/coverage/default/37.rv_dm_alert_test.2546346507
/workspace/coverage/default/38.rv_dm_alert_test.337840321
/workspace/coverage/default/39.rv_dm_alert_test.1072358618
/workspace/coverage/default/4.rv_dm_alert_test.1947034946
/workspace/coverage/default/4.rv_dm_bad_sba_tl_access.658161961
/workspace/coverage/default/4.rv_dm_hart_unavail.1266031352
/workspace/coverage/default/4.rv_dm_sec_cm.587328941
/workspace/coverage/default/40.rv_dm_alert_test.4253742749
/workspace/coverage/default/41.rv_dm_alert_test.2741889051
/workspace/coverage/default/42.rv_dm_alert_test.329755747
/workspace/coverage/default/43.rv_dm_alert_test.1536139816
/workspace/coverage/default/44.rv_dm_alert_test.3182643117
/workspace/coverage/default/45.rv_dm_alert_test.3315036669
/workspace/coverage/default/47.rv_dm_alert_test.822271548
/workspace/coverage/default/48.rv_dm_alert_test.1366797265
/workspace/coverage/default/49.rv_dm_alert_test.2145154278
/workspace/coverage/default/5.rv_dm_alert_test.1342683813
/workspace/coverage/default/6.rv_dm_alert_test.1525052355
/workspace/coverage/default/7.rv_dm_alert_test.4011605870
/workspace/coverage/default/8.rv_dm_alert_test.176836237
/workspace/coverage/default/8.rv_dm_bad_sba_tl_access.335790824
/workspace/coverage/default/9.rv_dm_alert_test.1155862093



Total test records in report: 306
tests.html | tests1.html | tests2.html | tests3.html | tests4.html | tests5.html
TEST NOTEST LOCATIONTEST NAMESTATUSSTARTEDFINISHEDSIMULATION TIME
T1 /workspace/coverage/default/1.rv_dm_jtag_dmi_dm_inactive.3719787329 Apr 21 12:41:02 PM PDT 24 Apr 21 12:41:04 PM PDT 24 351279600 ps
T2 /workspace/coverage/default/1.rv_dm_mem_tl_access_resuming.1207872736 Apr 21 12:41:02 PM PDT 24 Apr 21 12:41:04 PM PDT 24 269471292 ps
T3 /workspace/coverage/default/0.rv_dm_alert_test.3302728023 Apr 21 12:41:00 PM PDT 24 Apr 21 12:41:02 PM PDT 24 111887924 ps
T41 /workspace/coverage/default/29.rv_dm_alert_test.1878671338 Apr 21 12:41:29 PM PDT 24 Apr 21 12:41:30 PM PDT 24 24345959 ps
T40 /workspace/coverage/default/14.rv_dm_alert_test.2094502069 Apr 21 12:41:03 PM PDT 24 Apr 21 12:41:05 PM PDT 24 45471363 ps
T4 /workspace/coverage/default/1.rv_dm_cmderr_busy.3791767165 Apr 21 12:40:33 PM PDT 24 Apr 21 12:40:40 PM PDT 24 4881939111 ps
T5 /workspace/coverage/default/2.rv_dm_alert_test.71938534 Apr 21 12:41:02 PM PDT 24 Apr 21 12:41:04 PM PDT 24 45691541 ps
T49 /workspace/coverage/default/23.rv_dm_alert_test.478908912 Apr 21 12:41:07 PM PDT 24 Apr 21 12:41:08 PM PDT 24 22408275 ps
T28 /workspace/coverage/default/18.rv_dm_autoincr_sba_tl_access.3598251634 Apr 21 12:41:19 PM PDT 24 Apr 21 12:42:15 PM PDT 24 30253096768 ps
T43 /workspace/coverage/default/49.rv_dm_alert_test.2145154278 Apr 21 12:41:14 PM PDT 24 Apr 21 12:41:15 PM PDT 24 69366350 ps
T62 /workspace/coverage/default/13.rv_dm_alert_test.1604599949 Apr 21 12:41:31 PM PDT 24 Apr 21 12:41:32 PM PDT 24 81080253 ps
T6 /workspace/coverage/default/1.rv_dm_cmderr_not_supported.616329015 Apr 21 12:40:45 PM PDT 24 Apr 21 12:40:50 PM PDT 24 1122199491 ps
T15 /workspace/coverage/default/46.rv_dm_alert_test.1904866735 Apr 21 12:41:38 PM PDT 24 Apr 21 12:41:39 PM PDT 24 27124673 ps
T44 /workspace/coverage/default/42.rv_dm_alert_test.329755747 Apr 21 12:41:05 PM PDT 24 Apr 21 12:41:06 PM PDT 24 57764887 ps
T63 /workspace/coverage/default/18.rv_dm_alert_test.1958619282 Apr 21 12:41:24 PM PDT 24 Apr 21 12:41:26 PM PDT 24 53116169 ps
T51 /workspace/coverage/default/6.rv_dm_alert_test.1525052355 Apr 21 12:40:49 PM PDT 24 Apr 21 12:40:50 PM PDT 24 26408227 ps
T37 /workspace/coverage/default/3.rv_dm_sec_cm.2347634471 Apr 21 12:41:03 PM PDT 24 Apr 21 12:41:05 PM PDT 24 189753488 ps
T32 /workspace/coverage/default/0.rv_dm_jtag_dmi_debug_disabled.2162489997 Apr 21 12:40:40 PM PDT 24 Apr 21 12:40:41 PM PDT 24 186199054 ps
T34 /workspace/coverage/default/4.rv_dm_hart_unavail.1266031352 Apr 21 12:40:55 PM PDT 24 Apr 21 12:40:56 PM PDT 24 50056232 ps
T35 /workspace/coverage/default/1.rv_dm_hart_unavail.1449193126 Apr 21 12:40:55 PM PDT 24 Apr 21 12:40:57 PM PDT 24 126901186 ps
T57 /workspace/coverage/default/25.rv_dm_alert_test.2609852748 Apr 21 12:41:12 PM PDT 24 Apr 21 12:41:13 PM PDT 24 17315666 ps
T58 /workspace/coverage/default/4.rv_dm_alert_test.1947034946 Apr 21 12:41:06 PM PDT 24 Apr 21 12:41:08 PM PDT 24 20200250 ps
T59 /workspace/coverage/default/5.rv_dm_alert_test.1342683813 Apr 21 12:40:42 PM PDT 24 Apr 21 12:40:43 PM PDT 24 26659395 ps
T9 /workspace/coverage/default/12.rv_dm_stress_all.3344552541 Apr 21 12:41:08 PM PDT 24 Apr 21 12:41:18 PM PDT 24 4071233568 ps
T29 /workspace/coverage/default/16.rv_dm_sba_tl_access.2855607596 Apr 21 12:41:52 PM PDT 24 Apr 21 12:41:58 PM PDT 24 2474392350 ps
T50 /workspace/coverage/default/9.rv_dm_alert_test.1155862093 Apr 21 12:41:02 PM PDT 24 Apr 21 12:41:03 PM PDT 24 52670547 ps
T33 /workspace/coverage/default/0.rv_dm_jtag_dmi_dm_inactive.4141180352 Apr 21 12:40:31 PM PDT 24 Apr 21 12:40:33 PM PDT 24 139495600 ps
T10 /workspace/coverage/default/0.rv_dm_cmderr_not_supported.3062687463 Apr 21 12:40:40 PM PDT 24 Apr 21 12:40:46 PM PDT 24 13773939467 ps
T11 /workspace/coverage/default/0.rv_dm_cmderr_busy.840351334 Apr 21 12:40:37 PM PDT 24 Apr 21 12:40:48 PM PDT 24 3000414386 ps
T52 /workspace/coverage/default/26.rv_dm_alert_test.3565888104 Apr 21 12:41:25 PM PDT 24 Apr 21 12:41:26 PM PDT 24 188498957 ps
T53 /workspace/coverage/default/27.rv_dm_alert_test.82721742 Apr 21 12:41:25 PM PDT 24 Apr 21 12:41:27 PM PDT 24 19578596 ps
T12 /workspace/coverage/default/0.rv_dm_mem_tl_access_resuming.3741269682 Apr 21 12:40:39 PM PDT 24 Apr 21 12:40:41 PM PDT 24 233045039 ps
T30 /workspace/coverage/default/4.rv_dm_bad_sba_tl_access.658161961 Apr 21 12:40:46 PM PDT 24 Apr 21 12:40:52 PM PDT 24 5294170836 ps
T141 /workspace/coverage/default/47.rv_dm_alert_test.822271548 Apr 21 12:41:18 PM PDT 24 Apr 21 12:41:19 PM PDT 24 22320781 ps
T24 /workspace/coverage/default/0.rv_dm_progbuf_read_write_execute.2843163300 Apr 21 12:40:36 PM PDT 24 Apr 21 12:40:38 PM PDT 24 54019475 ps
T146 /workspace/coverage/default/43.rv_dm_alert_test.1536139816 Apr 21 12:41:33 PM PDT 24 Apr 21 12:41:34 PM PDT 24 24671617 ps
T121 /workspace/coverage/default/38.rv_dm_alert_test.337840321 Apr 21 12:41:14 PM PDT 24 Apr 21 12:41:15 PM PDT 24 41373521 ps
T7 /workspace/coverage/default/0.rv_dm_cmderr_halt_resume.2025581438 Apr 21 12:40:43 PM PDT 24 Apr 21 12:40:45 PM PDT 24 893373933 ps
T16 /workspace/coverage/default/1.rv_dm_dataaddr_rw_access.3995223356 Apr 21 12:40:40 PM PDT 24 Apr 21 12:40:42 PM PDT 24 55661945 ps
T8 /workspace/coverage/default/1.rv_dm_cmderr_halt_resume.3539302763 Apr 21 12:40:45 PM PDT 24 Apr 21 12:40:46 PM PDT 24 332810800 ps
T18 /workspace/coverage/default/0.rv_dm_progbuf_busy.665988952 Apr 21 12:40:25 PM PDT 24 Apr 21 12:40:27 PM PDT 24 216045232 ps
T22 /workspace/coverage/default/0.rv_dm_smoke.2563138163 Apr 21 12:40:39 PM PDT 24 Apr 21 12:40:41 PM PDT 24 353093988 ps
T156 /workspace/coverage/default/21.rv_dm_alert_test.3352619736 Apr 21 12:41:32 PM PDT 24 Apr 21 12:41:33 PM PDT 24 30571140 ps
T61 /workspace/coverage/default/18.rv_dm_sba_tl_access.3176133546 Apr 21 12:41:08 PM PDT 24 Apr 21 12:41:11 PM PDT 24 962217823 ps
T54 /workspace/coverage/default/24.rv_dm_alert_test.3367786028 Apr 21 12:41:24 PM PDT 24 Apr 21 12:41:25 PM PDT 24 30991686 ps
T157 /workspace/coverage/default/10.rv_dm_alert_test.104175138 Apr 21 12:41:02 PM PDT 24 Apr 21 12:41:09 PM PDT 24 30263014 ps
T142 /workspace/coverage/default/37.rv_dm_alert_test.2546346507 Apr 21 12:41:20 PM PDT 24 Apr 21 12:41:21 PM PDT 24 41697176 ps
T158 /workspace/coverage/default/31.rv_dm_alert_test.3864245117 Apr 21 12:41:19 PM PDT 24 Apr 21 12:41:20 PM PDT 24 18390358 ps
T17 /workspace/coverage/default/1.rv_dm_ndmreset_req.2844966214 Apr 21 12:40:45 PM PDT 24 Apr 21 12:40:48 PM PDT 24 1418494225 ps
T136 /workspace/coverage/default/36.rv_dm_alert_test.1916319140 Apr 21 12:41:23 PM PDT 24 Apr 21 12:41:24 PM PDT 24 21963076 ps
T159 /workspace/coverage/default/2.rv_dm_hart_unavail.1933180636 Apr 21 12:40:56 PM PDT 24 Apr 21 12:40:57 PM PDT 24 73961795 ps
T38 /workspace/coverage/default/0.rv_dm_sec_cm.3397413237 Apr 21 12:40:39 PM PDT 24 Apr 21 12:40:41 PM PDT 24 220774384 ps
T139 /workspace/coverage/default/16.rv_dm_alert_test.1856408067 Apr 21 12:41:06 PM PDT 24 Apr 21 12:41:07 PM PDT 24 52209609 ps
T42 /workspace/coverage/default/1.rv_dm_jtag_dmi_debug_disabled.46164589 Apr 21 12:40:44 PM PDT 24 Apr 21 12:40:47 PM PDT 24 317438514 ps
T160 /workspace/coverage/default/35.rv_dm_alert_test.3563464568 Apr 21 12:41:08 PM PDT 24 Apr 21 12:41:09 PM PDT 24 21064590 ps
T39 /workspace/coverage/default/4.rv_dm_sec_cm.587328941 Apr 21 12:41:02 PM PDT 24 Apr 21 12:41:05 PM PDT 24 190030985 ps
T151 /workspace/coverage/default/44.rv_dm_alert_test.3182643117 Apr 21 12:41:18 PM PDT 24 Apr 21 12:41:19 PM PDT 24 27684568 ps
T13 /workspace/coverage/default/1.rv_dm_rom_read_access.2279970819 Apr 21 12:40:44 PM PDT 24 Apr 21 12:40:46 PM PDT 24 64457146 ps
T94 /workspace/coverage/default/11.rv_dm_delayed_resp_sba_tl_access.3912931627 Apr 21 12:41:07 PM PDT 24 Apr 21 12:41:09 PM PDT 24 1038200610 ps
T20 /workspace/coverage/default/1.rv_dm_cmderr_exception.82360188 Apr 21 12:40:46 PM PDT 24 Apr 21 12:40:49 PM PDT 24 449698918 ps
T161 /workspace/coverage/default/7.rv_dm_alert_test.4011605870 Apr 21 12:41:03 PM PDT 24 Apr 21 12:41:04 PM PDT 24 45096633 ps
T162 /workspace/coverage/default/0.rv_dm_dataaddr_rw_access.1160039206 Apr 21 12:40:48 PM PDT 24 Apr 21 12:40:49 PM PDT 24 153719113 ps
T163 /workspace/coverage/default/34.rv_dm_alert_test.330845736 Apr 21 12:41:12 PM PDT 24 Apr 21 12:41:13 PM PDT 24 31157863 ps
T23 /workspace/coverage/default/44.rv_dm_stress_all.2188443635 Apr 21 12:41:39 PM PDT 24 Apr 21 12:41:43 PM PDT 24 2973832052 ps
T26 /workspace/coverage/default/0.rv_dm_abstractcmd_status.3127979073 Apr 21 12:40:43 PM PDT 24 Apr 21 12:40:44 PM PDT 24 51476199 ps
T147 /workspace/coverage/default/30.rv_dm_alert_test.3040338952 Apr 21 12:41:22 PM PDT 24 Apr 21 12:41:28 PM PDT 24 47185345 ps
T164 /workspace/coverage/default/22.rv_dm_alert_test.3126880784 Apr 21 12:41:19 PM PDT 24 Apr 21 12:41:21 PM PDT 24 50918557 ps
T135 /workspace/coverage/default/19.rv_dm_alert_test.1188444613 Apr 21 12:41:19 PM PDT 24 Apr 21 12:41:20 PM PDT 24 18558358 ps
T14 /workspace/coverage/default/0.rv_dm_rom_read_access.3495915339 Apr 21 12:40:41 PM PDT 24 Apr 21 12:40:42 PM PDT 24 72481666 ps
T153 /workspace/coverage/default/17.rv_dm_alert_test.2484900302 Apr 21 12:41:22 PM PDT 24 Apr 21 12:41:24 PM PDT 24 42211173 ps
T55 /workspace/coverage/default/2.rv_dm_sec_cm.866948780 Apr 21 12:40:54 PM PDT 24 Apr 21 12:40:56 PM PDT 24 175588977 ps
T165 /workspace/coverage/default/20.rv_dm_alert_test.1004709468 Apr 21 12:41:10 PM PDT 24 Apr 21 12:41:11 PM PDT 24 37536535 ps
T64 /workspace/coverage/default/0.rv_dm_jtag_dtm_hard_reset.1680031922 Apr 21 12:40:44 PM PDT 24 Apr 21 12:40:45 PM PDT 24 333413726 ps
T166 /workspace/coverage/default/0.rv_dm_hart_unavail.1026094016 Apr 21 12:40:49 PM PDT 24 Apr 21 12:40:51 PM PDT 24 62254770 ps
T167 /workspace/coverage/default/8.rv_dm_alert_test.176836237 Apr 21 12:41:00 PM PDT 24 Apr 21 12:41:01 PM PDT 24 53511247 ps
T27 /workspace/coverage/default/1.rv_dm_abstractcmd_status.3756962443 Apr 21 12:40:44 PM PDT 24 Apr 21 12:40:45 PM PDT 24 38190489 ps
T133 /workspace/coverage/default/1.rv_dm_mem_tl_access_halted.3011561088 Apr 21 12:40:44 PM PDT 24 Apr 21 12:40:46 PM PDT 24 46501085 ps
T68 /workspace/coverage/default/1.rv_dm_smoke.2781538331 Apr 21 12:40:46 PM PDT 24 Apr 21 12:40:48 PM PDT 24 877209606 ps
T137 /workspace/coverage/default/28.rv_dm_alert_test.3433187301 Apr 21 12:41:20 PM PDT 24 Apr 21 12:41:21 PM PDT 24 22823901 ps
T21 /workspace/coverage/default/0.rv_dm_cmderr_exception.3058678246 Apr 21 12:40:41 PM PDT 24 Apr 21 12:40:44 PM PDT 24 683673085 ps
T138 /workspace/coverage/default/41.rv_dm_alert_test.2741889051 Apr 21 12:41:27 PM PDT 24 Apr 21 12:41:28 PM PDT 24 55771565 ps
T60 /workspace/coverage/default/0.rv_dm_tap_fsm.1046211363 Apr 21 12:40:47 PM PDT 24 Apr 21 12:40:52 PM PDT 24 2723550225 ps
T56 /workspace/coverage/default/1.rv_dm_sec_cm.3922960125 Apr 21 12:41:01 PM PDT 24 Apr 21 12:41:02 PM PDT 24 150828878 ps
T19 /workspace/coverage/default/1.rv_dm_progbuf_busy.2103052261 Apr 21 12:40:56 PM PDT 24 Apr 21 12:40:57 PM PDT 24 150401000 ps
T168 /workspace/coverage/default/45.rv_dm_alert_test.3315036669 Apr 21 12:41:28 PM PDT 24 Apr 21 12:41:30 PM PDT 24 102520785 ps
T80 /workspace/coverage/default/0.rv_dm_ndmreset_req.3155999688 Apr 21 12:40:41 PM PDT 24 Apr 21 12:40:43 PM PDT 24 435814714 ps
T143 /workspace/coverage/default/48.rv_dm_alert_test.1366797265 Apr 21 12:41:10 PM PDT 24 Apr 21 12:41:11 PM PDT 24 57913063 ps
T169 /workspace/coverage/default/3.rv_dm_hart_unavail.3875480896 Apr 21 12:40:51 PM PDT 24 Apr 21 12:40:52 PM PDT 24 100244701 ps
T25 /workspace/coverage/default/1.rv_dm_progbuf_read_write_execute.1648874467 Apr 21 12:40:46 PM PDT 24 Apr 21 12:40:48 PM PDT 24 70414484 ps
T31 /workspace/coverage/default/8.rv_dm_bad_sba_tl_access.335790824 Apr 21 12:40:58 PM PDT 24 Apr 21 12:41:01 PM PDT 24 567394154 ps
T148 /workspace/coverage/default/40.rv_dm_alert_test.4253742749 Apr 21 12:41:32 PM PDT 24 Apr 21 12:41:34 PM PDT 24 44656240 ps
T65 /workspace/coverage/default/1.rv_dm_jtag_dtm_hard_reset.3721216941 Apr 21 12:40:45 PM PDT 24 Apr 21 12:40:47 PM PDT 24 269725831 ps
T152 /workspace/coverage/default/32.rv_dm_alert_test.675775034 Apr 21 12:41:41 PM PDT 24 Apr 21 12:41:42 PM PDT 24 67057197 ps
T134 /workspace/coverage/default/0.rv_dm_mem_tl_access_halted.1892299964 Apr 21 12:40:42 PM PDT 24 Apr 21 12:40:43 PM PDT 24 214771401 ps
T140 /workspace/coverage/default/12.rv_dm_alert_test.1716353959 Apr 21 12:41:17 PM PDT 24 Apr 21 12:41:18 PM PDT 24 37439540 ps
T36 /workspace/coverage/default/16.rv_dm_autoincr_sba_tl_access.1182063827 Apr 21 12:41:15 PM PDT 24 Apr 21 12:41:22 PM PDT 24 4033830162 ps
T144 /workspace/coverage/default/11.rv_dm_alert_test.3781659769 Apr 21 12:41:03 PM PDT 24 Apr 21 12:41:04 PM PDT 24 64209951 ps
T154 /workspace/coverage/default/39.rv_dm_alert_test.1072358618 Apr 21 12:41:36 PM PDT 24 Apr 21 12:41:37 PM PDT 24 32351515 ps
T145 /workspace/coverage/default/15.rv_dm_alert_test.2665121684 Apr 21 12:41:34 PM PDT 24 Apr 21 12:41:35 PM PDT 24 15928380 ps
T149 /workspace/coverage/default/33.rv_dm_alert_test.435054747 Apr 21 12:41:33 PM PDT 24 Apr 21 12:41:34 PM PDT 24 56865856 ps
T170 /workspace/coverage/default/1.rv_dm_alert_test.4287776132 Apr 21 12:40:42 PM PDT 24 Apr 21 12:40:43 PM PDT 24 51925140 ps
T150 /workspace/coverage/default/3.rv_dm_alert_test.3564381708 Apr 21 12:40:50 PM PDT 24 Apr 21 12:40:52 PM PDT 24 31955022 ps
T171 /workspace/coverage/cover_reg_top/18.rv_dm_jtag_dmi_csr_rw.151015586 Apr 21 12:39:37 PM PDT 24 Apr 21 12:39:41 PM PDT 24 1172648074 ps
T45 /workspace/coverage/cover_reg_top/2.rv_dm_tl_intg_err.1988284891 Apr 21 12:39:17 PM PDT 24 Apr 21 12:39:29 PM PDT 24 2033160692 ps
T172 /workspace/coverage/cover_reg_top/2.rv_dm_jtag_dmi_csr_bit_bash.1248315931 Apr 21 12:39:27 PM PDT 24 Apr 21 12:40:24 PM PDT 24 48115898399 ps
T173 /workspace/coverage/cover_reg_top/6.rv_dm_jtag_dmi_csr_rw.1435046157 Apr 21 12:39:36 PM PDT 24 Apr 21 12:39:38 PM PDT 24 307894673 ps
T48 /workspace/coverage/cover_reg_top/0.rv_dm_same_csr_outstanding.807827152 Apr 21 12:39:12 PM PDT 24 Apr 21 12:39:19 PM PDT 24 163374680 ps
T46 /workspace/coverage/cover_reg_top/1.rv_dm_tl_intg_err.2327276898 Apr 21 12:39:18 PM PDT 24 Apr 21 12:39:41 PM PDT 24 1637351227 ps
T71 /workspace/coverage/cover_reg_top/0.rv_dm_jtag_dtm_csr_aliasing.3488822748 Apr 21 12:39:24 PM PDT 24 Apr 21 12:39:25 PM PDT 24 54396453 ps
T47 /workspace/coverage/cover_reg_top/15.rv_dm_csr_mem_rw_with_rand_reset.3427080001 Apr 21 12:39:50 PM PDT 24 Apr 21 12:39:55 PM PDT 24 188851628 ps
T74 /workspace/coverage/cover_reg_top/10.rv_dm_csr_mem_rw_with_rand_reset.3379315269 Apr 21 12:39:48 PM PDT 24 Apr 21 12:39:55 PM PDT 24 7704620697 ps
T75 /workspace/coverage/cover_reg_top/19.rv_dm_tl_errors.2091794441 Apr 21 12:40:02 PM PDT 24 Apr 21 12:40:06 PM PDT 24 285293611 ps
T76 /workspace/coverage/cover_reg_top/18.rv_dm_csr_mem_rw_with_rand_reset.3305756512 Apr 21 12:39:30 PM PDT 24 Apr 21 12:39:38 PM PDT 24 2110222047 ps
T66 /workspace/coverage/cover_reg_top/15.rv_dm_tap_fsm_rand_reset.613142624 Apr 21 12:39:42 PM PDT 24 Apr 21 12:40:05 PM PDT 24 37364151034 ps
T77 /workspace/coverage/cover_reg_top/3.rv_dm_csr_mem_rw_with_rand_reset.3822463857 Apr 21 12:39:25 PM PDT 24 Apr 21 12:39:28 PM PDT 24 1233429724 ps
T95 /workspace/coverage/cover_reg_top/2.rv_dm_jtag_dmi_csr_hw_reset.3215168280 Apr 21 12:39:15 PM PDT 24 Apr 21 12:39:20 PM PDT 24 1759100806 ps
T90 /workspace/coverage/cover_reg_top/9.rv_dm_tl_intg_err.493046307 Apr 21 12:39:26 PM PDT 24 Apr 21 12:39:38 PM PDT 24 1122997219 ps
T72 /workspace/coverage/cover_reg_top/3.rv_dm_jtag_dtm_csr_bit_bash.4071353196 Apr 21 12:39:42 PM PDT 24 Apr 21 12:39:56 PM PDT 24 4157907192 ps
T78 /workspace/coverage/cover_reg_top/15.rv_dm_tl_errors.4061187164 Apr 21 12:39:32 PM PDT 24 Apr 21 12:39:36 PM PDT 24 300084675 ps
T73 /workspace/coverage/cover_reg_top/11.rv_dm_jtag_dtm_csr_rw.2763571424 Apr 21 12:39:26 PM PDT 24 Apr 21 12:39:27 PM PDT 24 45395230 ps
T79 /workspace/coverage/cover_reg_top/9.rv_dm_csr_mem_rw_with_rand_reset.1949139892 Apr 21 12:39:17 PM PDT 24 Apr 21 12:39:22 PM PDT 24 4459307459 ps
T174 /workspace/coverage/cover_reg_top/0.rv_dm_jtag_dtm_csr_bit_bash.3934211496 Apr 21 12:39:21 PM PDT 24 Apr 21 12:39:31 PM PDT 24 832811407 ps
T81 /workspace/coverage/cover_reg_top/4.rv_dm_csr_hw_reset.3635736432 Apr 21 12:39:16 PM PDT 24 Apr 21 12:39:18 PM PDT 24 59390707 ps
T82 /workspace/coverage/cover_reg_top/12.rv_dm_csr_rw.3649499302 Apr 21 12:39:26 PM PDT 24 Apr 21 12:39:28 PM PDT 24 103731726 ps
T175 /workspace/coverage/cover_reg_top/9.rv_dm_jtag_dtm_csr_rw.3479077564 Apr 21 12:39:27 PM PDT 24 Apr 21 12:39:28 PM PDT 24 56489573 ps
T176 /workspace/coverage/cover_reg_top/10.rv_dm_jtag_dtm_csr_rw.2806671486 Apr 21 12:39:20 PM PDT 24 Apr 21 12:39:21 PM PDT 24 49009562 ps
T83 /workspace/coverage/cover_reg_top/0.rv_dm_csr_hw_reset.2881950743 Apr 21 12:39:14 PM PDT 24 Apr 21 12:39:17 PM PDT 24 259668693 ps
T91 /workspace/coverage/cover_reg_top/6.rv_dm_tl_intg_err.1141313979 Apr 21 12:39:25 PM PDT 24 Apr 21 12:39:44 PM PDT 24 1092027460 ps
T177 /workspace/coverage/cover_reg_top/1.rv_dm_jtag_dtm_csr_aliasing.1934208307 Apr 21 12:39:15 PM PDT 24 Apr 21 12:39:17 PM PDT 24 157074118 ps
T92 /workspace/coverage/cover_reg_top/11.rv_dm_tl_errors.1346436438 Apr 21 12:39:32 PM PDT 24 Apr 21 12:39:36 PM PDT 24 598757111 ps
T178 /workspace/coverage/cover_reg_top/4.rv_dm_mem_partial_access.961442702 Apr 21 12:39:48 PM PDT 24 Apr 21 12:39:50 PM PDT 24 20604019 ps
T84 /workspace/coverage/cover_reg_top/4.rv_dm_csr_aliasing.1018785075 Apr 21 12:39:20 PM PDT 24 Apr 21 12:40:40 PM PDT 24 4129674784 ps
T93 /workspace/coverage/cover_reg_top/3.rv_dm_tl_errors.2135207422 Apr 21 12:39:20 PM PDT 24 Apr 21 12:39:24 PM PDT 24 457845984 ps
T85 /workspace/coverage/cover_reg_top/4.rv_dm_csr_rw.338120990 Apr 21 12:39:39 PM PDT 24 Apr 21 12:39:42 PM PDT 24 380081125 ps
T86 /workspace/coverage/cover_reg_top/13.rv_dm_csr_rw.3703940611 Apr 21 12:39:37 PM PDT 24 Apr 21 12:39:39 PM PDT 24 323573639 ps
T87 /workspace/coverage/cover_reg_top/9.rv_dm_csr_rw.3046993623 Apr 21 12:39:20 PM PDT 24 Apr 21 12:39:23 PM PDT 24 198059597 ps
T179 /workspace/coverage/cover_reg_top/13.rv_dm_csr_mem_rw_with_rand_reset.1149837215 Apr 21 12:39:32 PM PDT 24 Apr 21 12:39:35 PM PDT 24 922207595 ps
T180 /workspace/coverage/cover_reg_top/4.rv_dm_csr_mem_rw_with_rand_reset.1558707278 Apr 21 12:39:24 PM PDT 24 Apr 21 12:39:27 PM PDT 24 138791123 ps
T88 /workspace/coverage/cover_reg_top/6.rv_dm_same_csr_outstanding.1922938525 Apr 21 12:39:19 PM PDT 24 Apr 21 12:39:23 PM PDT 24 91947619 ps
T181 /workspace/coverage/cover_reg_top/0.rv_dm_jtag_dmi_csr_aliasing.148989754 Apr 21 12:39:17 PM PDT 24 Apr 21 12:39:28 PM PDT 24 9044021216 ps
T89 /workspace/coverage/cover_reg_top/2.rv_dm_csr_hw_reset.1478302926 Apr 21 12:39:19 PM PDT 24 Apr 21 12:39:22 PM PDT 24 228352414 ps
T182 /workspace/coverage/cover_reg_top/2.rv_dm_jtag_dmi_csr_rw.4259083751 Apr 21 12:39:13 PM PDT 24 Apr 21 12:39:15 PM PDT 24 346431126 ps
T99 /workspace/coverage/cover_reg_top/4.rv_dm_same_csr_outstanding.2318683942 Apr 21 12:39:25 PM PDT 24 Apr 21 12:39:34 PM PDT 24 553681762 ps
T183 /workspace/coverage/cover_reg_top/2.rv_dm_jtag_dmi_csr_aliasing.2888936164 Apr 21 12:39:25 PM PDT 24 Apr 21 12:40:21 PM PDT 24 39603676477 ps
T184 /workspace/coverage/cover_reg_top/5.rv_dm_jtag_dmi_csr_rw.2786264037 Apr 21 12:39:41 PM PDT 24 Apr 21 12:39:43 PM PDT 24 541348191 ps
T185 /workspace/coverage/cover_reg_top/1.rv_dm_jtag_dmi_csr_rw.1655690402 Apr 21 12:39:27 PM PDT 24 Apr 21 12:39:30 PM PDT 24 1653112540 ps
T106 /workspace/coverage/cover_reg_top/7.rv_dm_csr_rw.3513677396 Apr 21 12:39:25 PM PDT 24 Apr 21 12:39:27 PM PDT 24 49758559 ps
T122 /workspace/coverage/cover_reg_top/18.rv_dm_tl_errors.2981554865 Apr 21 12:40:00 PM PDT 24 Apr 21 12:40:05 PM PDT 24 416485610 ps
T67 /workspace/coverage/cover_reg_top/8.rv_dm_tap_fsm_rand_reset.3679939950 Apr 21 12:39:20 PM PDT 24 Apr 21 12:39:35 PM PDT 24 12059337405 ps
T186 /workspace/coverage/cover_reg_top/13.rv_dm_jtag_dmi_csr_rw.863752575 Apr 21 12:39:40 PM PDT 24 Apr 21 12:39:47 PM PDT 24 439474346 ps
T107 /workspace/coverage/cover_reg_top/1.rv_dm_csr_rw.2373582810 Apr 21 12:39:20 PM PDT 24 Apr 21 12:39:23 PM PDT 24 85755392 ps
T108 /workspace/coverage/cover_reg_top/18.rv_dm_csr_rw.2210600422 Apr 21 12:39:33 PM PDT 24 Apr 21 12:39:36 PM PDT 24 93900215 ps
T187 /workspace/coverage/cover_reg_top/1.rv_dm_csr_mem_rw_with_rand_reset.1279105927 Apr 21 12:39:27 PM PDT 24 Apr 21 12:39:30 PM PDT 24 227794505 ps
T188 /workspace/coverage/cover_reg_top/1.rv_dm_jtag_dtm_csr_rw.2175124976 Apr 21 12:39:13 PM PDT 24 Apr 21 12:39:15 PM PDT 24 88084872 ps
T189 /workspace/coverage/cover_reg_top/16.rv_dm_jtag_dmi_csr_rw.2478932359 Apr 21 12:39:46 PM PDT 24 Apr 21 12:39:48 PM PDT 24 265268062 ps
T190 /workspace/coverage/cover_reg_top/15.rv_dm_jtag_dmi_csr_rw.102393256 Apr 21 12:39:51 PM PDT 24 Apr 21 12:39:55 PM PDT 24 1230075816 ps
T191 /workspace/coverage/cover_reg_top/9.rv_dm_jtag_dmi_csr_rw.1231887613 Apr 21 12:39:29 PM PDT 24 Apr 21 12:39:34 PM PDT 24 1101872705 ps
T192 /workspace/coverage/cover_reg_top/15.rv_dm_jtag_dtm_csr_rw.2466935585 Apr 21 12:39:48 PM PDT 24 Apr 21 12:39:50 PM PDT 24 92375058 ps
T193 /workspace/coverage/cover_reg_top/2.rv_dm_csr_mem_rw_with_rand_reset.2961420049 Apr 21 12:39:18 PM PDT 24 Apr 21 12:39:25 PM PDT 24 3064856207 ps
T100 /workspace/coverage/cover_reg_top/18.rv_dm_same_csr_outstanding.567063426 Apr 21 12:39:45 PM PDT 24 Apr 21 12:39:52 PM PDT 24 574106331 ps
T125 /workspace/coverage/cover_reg_top/18.rv_dm_tl_intg_err.3464417774 Apr 21 12:39:28 PM PDT 24 Apr 21 12:39:44 PM PDT 24 3510525736 ps
T123 /workspace/coverage/cover_reg_top/14.rv_dm_tl_errors.3954269103 Apr 21 12:39:35 PM PDT 24 Apr 21 12:39:42 PM PDT 24 1321611331 ps
T101 /workspace/coverage/cover_reg_top/17.rv_dm_csr_rw.2532222028 Apr 21 12:39:40 PM PDT 24 Apr 21 12:39:43 PM PDT 24 131950885 ps
T102 /workspace/coverage/cover_reg_top/19.rv_dm_same_csr_outstanding.1666383079 Apr 21 12:39:35 PM PDT 24 Apr 21 12:39:40 PM PDT 24 852033518 ps
T119 /workspace/coverage/cover_reg_top/15.rv_dm_tl_intg_err.2415395674 Apr 21 12:39:36 PM PDT 24 Apr 21 12:39:48 PM PDT 24 1036547825 ps
T120 /workspace/coverage/cover_reg_top/13.rv_dm_tl_errors.3829097396 Apr 21 12:39:28 PM PDT 24 Apr 21 12:39:34 PM PDT 24 466194172 ps
T194 /workspace/coverage/cover_reg_top/1.rv_dm_csr_bit_bash.1008131280 Apr 21 12:39:08 PM PDT 24 Apr 21 12:40:21 PM PDT 24 7596046231 ps
T109 /workspace/coverage/cover_reg_top/2.rv_dm_csr_rw.2719114775 Apr 21 12:39:15 PM PDT 24 Apr 21 12:39:18 PM PDT 24 181842597 ps
T195 /workspace/coverage/cover_reg_top/1.rv_dm_tl_errors.2336583770 Apr 21 12:39:24 PM PDT 24 Apr 21 12:39:28 PM PDT 24 366956899 ps
T196 /workspace/coverage/cover_reg_top/14.rv_dm_jtag_dmi_csr_rw.963747676 Apr 21 12:39:21 PM PDT 24 Apr 21 12:39:23 PM PDT 24 543153996 ps
T96 /workspace/coverage/cover_reg_top/0.rv_dm_jtag_dmi_csr_hw_reset.3244998571 Apr 21 12:39:17 PM PDT 24 Apr 21 12:39:20 PM PDT 24 1619446876 ps
T197 /workspace/coverage/cover_reg_top/7.rv_dm_csr_mem_rw_with_rand_reset.3410753609 Apr 21 12:39:16 PM PDT 24 Apr 21 12:39:19 PM PDT 24 2473859528 ps
T198 /workspace/coverage/cover_reg_top/19.rv_dm_jtag_dmi_csr_rw.3853448700 Apr 21 12:39:41 PM PDT 24 Apr 21 12:39:50 PM PDT 24 2338341783 ps
T199 /workspace/coverage/cover_reg_top/5.rv_dm_tl_errors.3912357201 Apr 21 12:39:44 PM PDT 24 Apr 21 12:39:47 PM PDT 24 39703250 ps
T200 /workspace/coverage/cover_reg_top/0.rv_dm_jtag_dtm_csr_rw.1877885072 Apr 21 12:39:11 PM PDT 24 Apr 21 12:39:12 PM PDT 24 75396489 ps
T103 /workspace/coverage/cover_reg_top/1.rv_dm_csr_hw_reset.247385048 Apr 21 12:39:24 PM PDT 24 Apr 21 12:39:28 PM PDT 24 144823407 ps
T155 /workspace/coverage/cover_reg_top/8.rv_dm_tl_errors.4275006680 Apr 21 12:39:40 PM PDT 24 Apr 21 12:39:43 PM PDT 24 34201619 ps
T132 /workspace/coverage/cover_reg_top/23.rv_dm_tap_fsm_rand_reset.4261041874 Apr 21 12:40:12 PM PDT 24 Apr 21 12:40:27 PM PDT 24 16231649413 ps
T201 /workspace/coverage/cover_reg_top/14.rv_dm_tap_fsm_rand_reset.3755431178 Apr 21 12:39:36 PM PDT 24 Apr 21 12:39:59 PM PDT 24 33652704570 ps
T202 /workspace/coverage/cover_reg_top/4.rv_dm_mem_walk.3738683253 Apr 21 12:39:43 PM PDT 24 Apr 21 12:39:44 PM PDT 24 19761433 ps
T126 /workspace/coverage/cover_reg_top/0.rv_dm_tl_intg_err.1751025369 Apr 21 12:39:18 PM PDT 24 Apr 21 12:39:27 PM PDT 24 942174661 ps
T104 /workspace/coverage/cover_reg_top/1.rv_dm_same_csr_outstanding.3001998950 Apr 21 12:39:19 PM PDT 24 Apr 21 12:39:27 PM PDT 24 581559623 ps
T114 /workspace/coverage/cover_reg_top/5.rv_dm_same_csr_outstanding.1009740123 Apr 21 12:39:27 PM PDT 24 Apr 21 12:39:32 PM PDT 24 153971097 ps
T203 /workspace/coverage/cover_reg_top/7.rv_dm_jtag_dmi_csr_rw.470440998 Apr 21 12:39:34 PM PDT 24 Apr 21 12:39:41 PM PDT 24 2067130369 ps
T204 /workspace/coverage/cover_reg_top/12.rv_dm_tap_fsm_rand_reset.4199184966 Apr 21 12:39:47 PM PDT 24 Apr 21 12:40:36 PM PDT 24 13761082431 ps
T105 /workspace/coverage/cover_reg_top/14.rv_dm_csr_rw.3104486765 Apr 21 12:39:45 PM PDT 24 Apr 21 12:39:48 PM PDT 24 334847087 ps
T69 /workspace/coverage/cover_reg_top/3.rv_dm_jtag_dmi_csr_hw_reset.3475272145 Apr 21 12:39:34 PM PDT 24 Apr 21 12:39:36 PM PDT 24 767497898 ps
T205 /workspace/coverage/cover_reg_top/17.rv_dm_jtag_dtm_csr_rw.3423001169 Apr 21 12:39:29 PM PDT 24 Apr 21 12:39:31 PM PDT 24 89220456 ps
T206 /workspace/coverage/cover_reg_top/9.rv_dm_tl_errors.47966315 Apr 21 12:39:31 PM PDT 24 Apr 21 12:39:35 PM PDT 24 158859516 ps
T207 /workspace/coverage/cover_reg_top/4.rv_dm_jtag_dtm_csr_aliasing.3999853497 Apr 21 12:39:39 PM PDT 24 Apr 21 12:39:41 PM PDT 24 134979204 ps
T208 /workspace/coverage/cover_reg_top/4.rv_dm_tap_fsm_rand_reset.1027843707 Apr 21 12:39:22 PM PDT 24 Apr 21 12:39:37 PM PDT 24 23491721387 ps
T115 /workspace/coverage/cover_reg_top/13.rv_dm_same_csr_outstanding.3389185971 Apr 21 12:39:45 PM PDT 24 Apr 21 12:39:50 PM PDT 24 963790588 ps
T209 /workspace/coverage/cover_reg_top/10.rv_dm_jtag_dmi_csr_rw.1076510303 Apr 21 12:39:32 PM PDT 24 Apr 21 12:39:35 PM PDT 24 1456058151 ps
T116 /workspace/coverage/cover_reg_top/2.rv_dm_same_csr_outstanding.4072513344 Apr 21 12:39:17 PM PDT 24 Apr 21 12:39:21 PM PDT 24 121002316 ps
T210 /workspace/coverage/cover_reg_top/3.rv_dm_tap_fsm_rand_reset.3010233183 Apr 21 12:39:22 PM PDT 24 Apr 21 12:40:03 PM PDT 24 11413258294 ps
T211 /workspace/coverage/cover_reg_top/10.rv_dm_tl_errors.1587942999 Apr 21 12:39:51 PM PDT 24 Apr 21 12:39:54 PM PDT 24 43667291 ps
T127 /workspace/coverage/cover_reg_top/3.rv_dm_tl_intg_err.2159270515 Apr 21 12:39:15 PM PDT 24 Apr 21 12:39:33 PM PDT 24 902773297 ps
T212 /workspace/coverage/cover_reg_top/5.rv_dm_tl_intg_err.3826576802 Apr 21 12:39:36 PM PDT 24 Apr 21 12:39:56 PM PDT 24 3298318637 ps
T117 /workspace/coverage/cover_reg_top/17.rv_dm_same_csr_outstanding.3705813133 Apr 21 12:39:28 PM PDT 24 Apr 21 12:39:35 PM PDT 24 147630225 ps
T213 /workspace/coverage/cover_reg_top/3.rv_dm_mem_walk.338591785 Apr 21 12:39:48 PM PDT 24 Apr 21 12:39:50 PM PDT 24 20493155 ps
T214 /workspace/coverage/cover_reg_top/0.rv_dm_tl_errors.520529246 Apr 21 12:39:28 PM PDT 24 Apr 21 12:39:31 PM PDT 24 293956747 ps
T215 /workspace/coverage/cover_reg_top/16.rv_dm_tl_errors.2084785889 Apr 21 12:39:30 PM PDT 24 Apr 21 12:39:39 PM PDT 24 140996331 ps
T118 /workspace/coverage/cover_reg_top/15.rv_dm_same_csr_outstanding.196658249 Apr 21 12:39:41 PM PDT 24 Apr 21 12:39:50 PM PDT 24 821108448 ps
T216 /workspace/coverage/cover_reg_top/3.rv_dm_jtag_dmi_csr_bit_bash.719654651 Apr 21 12:39:27 PM PDT 24 Apr 21 12:40:43 PM PDT 24 40814531243 ps
T217 /workspace/coverage/cover_reg_top/6.rv_dm_csr_mem_rw_with_rand_reset.2258121230 Apr 21 12:39:19 PM PDT 24 Apr 21 12:39:24 PM PDT 24 1646723704 ps
T111 /workspace/coverage/cover_reg_top/3.rv_dm_csr_rw.587179918 Apr 21 12:39:21 PM PDT 24 Apr 21 12:39:23 PM PDT 24 51380056 ps
T218 /workspace/coverage/cover_reg_top/10.rv_dm_same_csr_outstanding.3752190447 Apr 21 12:39:31 PM PDT 24 Apr 21 12:39:39 PM PDT 24 569689169 ps
T219 /workspace/coverage/cover_reg_top/1.rv_dm_mem_walk.2286749585 Apr 21 12:39:19 PM PDT 24 Apr 21 12:39:20 PM PDT 24 31604828 ps
T220 /workspace/coverage/cover_reg_top/4.rv_dm_jtag_dmi_csr_bit_bash.1949418578 Apr 21 12:39:25 PM PDT 24 Apr 21 12:40:18 PM PDT 24 42462160562 ps
T221 /workspace/coverage/cover_reg_top/1.rv_dm_jtag_dmi_csr_aliasing.1328657572 Apr 21 12:39:13 PM PDT 24 Apr 21 12:39:50 PM PDT 24 17774776056 ps
T222 /workspace/coverage/cover_reg_top/0.rv_dm_mem_walk.3391878120 Apr 21 12:39:14 PM PDT 24 Apr 21 12:39:15 PM PDT 24 30410453 ps
T223 /workspace/coverage/cover_reg_top/8.rv_dm_jtag_dmi_csr_rw.3434600584 Apr 21 12:39:17 PM PDT 24 Apr 21 12:39:18 PM PDT 24 197764162 ps
T224 /workspace/coverage/cover_reg_top/32.rv_dm_tap_fsm_rand_reset.125100608 Apr 21 12:39:45 PM PDT 24 Apr 21 12:40:06 PM PDT 24 10705654878 ps
T225 /workspace/coverage/cover_reg_top/16.rv_dm_csr_mem_rw_with_rand_reset.221635709 Apr 21 12:39:44 PM PDT 24 Apr 21 12:39:47 PM PDT 24 66637516 ps
T226 /workspace/coverage/cover_reg_top/5.rv_dm_jtag_dtm_csr_rw.3436760121 Apr 21 12:39:49 PM PDT 24 Apr 21 12:39:56 PM PDT 24 49747890 ps
T227 /workspace/coverage/cover_reg_top/3.rv_dm_jtag_dtm_csr_aliasing.753202571 Apr 21 12:39:39 PM PDT 24 Apr 21 12:39:40 PM PDT 24 95120818 ps
T228 /workspace/coverage/cover_reg_top/1.rv_dm_jtag_dtm_csr_hw_reset.2091346294 Apr 21 12:39:29 PM PDT 24 Apr 21 12:39:30 PM PDT 24 58053807 ps
T229 /workspace/coverage/cover_reg_top/16.rv_dm_tl_intg_err.4034758360 Apr 21 12:39:25 PM PDT 24 Apr 21 12:39:47 PM PDT 24 4085499966 ps
T97 /workspace/coverage/cover_reg_top/4.rv_dm_jtag_dmi_csr_hw_reset.2049266301 Apr 21 12:39:35 PM PDT 24 Apr 21 12:39:37 PM PDT 24 333558200 ps
T230 /workspace/coverage/cover_reg_top/12.rv_dm_jtag_dtm_csr_rw.744200106 Apr 21 12:39:27 PM PDT 24 Apr 21 12:39:29 PM PDT 24 22881506 ps
T231 /workspace/coverage/cover_reg_top/1.rv_dm_csr_aliasing.1896878098 Apr 21 12:39:19 PM PDT 24 Apr 21 12:39:50 PM PDT 24 21155286337 ps
T232 /workspace/coverage/cover_reg_top/3.rv_dm_csr_hw_reset.1803238187 Apr 21 12:39:14 PM PDT 24 Apr 21 12:39:17 PM PDT 24 253528181 ps
T233 /workspace/coverage/cover_reg_top/19.rv_dm_jtag_dtm_csr_rw.1353389724 Apr 21 12:39:44 PM PDT 24 Apr 21 12:39:45 PM PDT 24 25908038 ps
T234 /workspace/coverage/cover_reg_top/16.rv_dm_same_csr_outstanding.1053816012 Apr 21 12:39:29 PM PDT 24 Apr 21 12:39:34 PM PDT 24 520160968 ps
T235 /workspace/coverage/cover_reg_top/3.rv_dm_jtag_dmi_csr_aliasing.2107410152 Apr 21 12:39:25 PM PDT 24 Apr 21 12:39:53 PM PDT 24 8774617065 ps
T236 /workspace/coverage/cover_reg_top/4.rv_dm_jtag_dtm_csr_bit_bash.3794722836 Apr 21 12:39:24 PM PDT 24 Apr 21 12:39:26 PM PDT 24 383353000 ps
T237 /workspace/coverage/cover_reg_top/17.rv_dm_jtag_dmi_csr_rw.2327718048 Apr 21 12:39:30 PM PDT 24 Apr 21 12:39:33 PM PDT 24 1170497883 ps
T128 /workspace/coverage/cover_reg_top/17.rv_dm_tl_intg_err.1129047479 Apr 21 12:39:29 PM PDT 24 Apr 21 12:39:49 PM PDT 24 1327669521 ps
T238 /workspace/coverage/cover_reg_top/19.rv_dm_csr_rw.3563028421 Apr 21 12:39:44 PM PDT 24 Apr 21 12:39:46 PM PDT 24 75429880 ps
T239 /workspace/coverage/cover_reg_top/12.rv_dm_csr_mem_rw_with_rand_reset.3767815496 Apr 21 12:39:36 PM PDT 24 Apr 21 12:39:39 PM PDT 24 145541018 ps
T240 /workspace/coverage/cover_reg_top/6.rv_dm_jtag_dtm_csr_rw.1816818626 Apr 21 12:39:52 PM PDT 24 Apr 21 12:39:53 PM PDT 24 56833741 ps
T241 /workspace/coverage/cover_reg_top/2.rv_dm_mem_partial_access.3704205176 Apr 21 12:39:36 PM PDT 24 Apr 21 12:39:37 PM PDT 24 84991558 ps
T242 /workspace/coverage/cover_reg_top/3.rv_dm_jtag_dmi_csr_rw.561942007 Apr 21 12:39:19 PM PDT 24 Apr 21 12:39:22 PM PDT 24 472159112 ps
T243 /workspace/coverage/cover_reg_top/6.rv_dm_tl_errors.942590310 Apr 21 12:39:31 PM PDT 24 Apr 21 12:39:36 PM PDT 24 414142782 ps
T244 /workspace/coverage/cover_reg_top/16.rv_dm_csr_rw.199840926 Apr 21 12:39:54 PM PDT 24 Apr 21 12:39:58 PM PDT 24 147863221 ps
T245 /workspace/coverage/cover_reg_top/12.rv_dm_same_csr_outstanding.8842538 Apr 21 12:39:28 PM PDT 24 Apr 21 12:39:32 PM PDT 24 293158668 ps
T246 /workspace/coverage/cover_reg_top/9.rv_dm_same_csr_outstanding.4142295136 Apr 21 12:39:41 PM PDT 24 Apr 21 12:39:49 PM PDT 24 550207784 ps
T247 /workspace/coverage/cover_reg_top/2.rv_dm_jtag_dtm_csr_rw.1103622979 Apr 21 12:39:15 PM PDT 24 Apr 21 12:39:17 PM PDT 24 26493657 ps
T112 /workspace/coverage/cover_reg_top/2.rv_dm_csr_bit_bash.1230575994 Apr 21 12:39:31 PM PDT 24 Apr 21 12:40:12 PM PDT 24 21529212046 ps
T248 /workspace/coverage/cover_reg_top/18.rv_dm_jtag_dtm_csr_rw.1869079243 Apr 21 12:39:30 PM PDT 24 Apr 21 12:39:31 PM PDT 24 78586439 ps
T113 /workspace/coverage/cover_reg_top/3.rv_dm_csr_aliasing.2621128403 Apr 21 12:39:44 PM PDT 24 Apr 21 12:40:59 PM PDT 24 6793473641 ps
T249 /workspace/coverage/cover_reg_top/8.rv_dm_csr_mem_rw_with_rand_reset.995177160 Apr 21 12:39:40 PM PDT 24 Apr 21 12:39:46 PM PDT 24 2184687089 ps
T250 /workspace/coverage/cover_reg_top/13.rv_dm_tl_intg_err.2585877847 Apr 21 12:39:20 PM PDT 24 Apr 21 12:39:30 PM PDT 24 803815931 ps
T251 /workspace/coverage/cover_reg_top/11.rv_dm_tl_intg_err.1192871195 Apr 21 12:39:26 PM PDT 24 Apr 21 12:39:42 PM PDT 24 495374001 ps
T252 /workspace/coverage/cover_reg_top/0.rv_dm_jtag_dmi_csr_rw.3436616075 Apr 21 12:39:06 PM PDT 24 Apr 21 12:39:08 PM PDT 24 281301012 ps
T253 /workspace/coverage/cover_reg_top/2.rv_dm_tl_errors.4168367272 Apr 21 12:39:15 PM PDT 24 Apr 21 12:39:21 PM PDT 24 777266397 ps
T254 /workspace/coverage/cover_reg_top/0.rv_dm_mem_partial_access.3761016360 Apr 21 12:39:15 PM PDT 24 Apr 21 12:39:17 PM PDT 24 26466673 ps
T255 /workspace/coverage/cover_reg_top/7.rv_dm_tl_intg_err.2523491818 Apr 21 12:39:24 PM PDT 24 Apr 21 12:39:43 PM PDT 24 3291055805 ps
T256 /workspace/coverage/cover_reg_top/3.rv_dm_csr_bit_bash.3289096877 Apr 21 12:39:28 PM PDT 24 Apr 21 12:40:06 PM PDT 24 7437736537 ps
T257 /workspace/coverage/cover_reg_top/15.rv_dm_csr_rw.2552455780 Apr 21 12:39:47 PM PDT 24 Apr 21 12:39:50 PM PDT 24 93342788 ps
0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%