Module Definition
dashboard | hierarchy | modlist | groups | tests | asserts

Module : rv_dm_enable_checker
SCORELINECONDTOGGLEFSMBRANCHASSERT
100.00 100.00 100.00

Source File(s) :
/workspaces/repo/scratch/os_regression_2024_08_22/rv_dm-sim-vcs/default/sim-vcs/../src/lowrisc_dv_rv_dm_sva_0.1/rv_dm_enable_checker.sv

Module self-instances :
NAMESCORELINECONDTOGGLEFSMBRANCHASSERT
tb.dut.enable_checker 100.00 100.00 100.00



Module Instance : tb.dut.enable_checker

Instance :
SCORELINECONDTOGGLEFSMBRANCHASSERT
100.00 100.00 100.00


Instance's subtree :
SCORELINECONDTOGGLEFSMBRANCHASSERT
100.00 100.00 100.00


Parent :
SCORELINECONDTOGGLEFSMBRANCHASSERTNAME
97.61 100.00 90.48 97.60 100.00 100.00 dut


Subtrees :
NAMESCORELINECONDTOGGLEFSMBRANCHASSERT
no children


Since this is the module's only instance, the coverage report is the same as for the module.
Line Coverage for Module : rv_dm_enable_checker
Line No.TotalCoveredPercent
TOTAL22100.00
CONT_ASSIGN2911100.00
CONT_ASSIGN3611100.00

28 logic late_debug_enable; 29 1/1 assign late_debug_enable = Tests: T1 T2 T3  30 mubi8_test_true_strict(otp_dis_rv_dm_late_debug_i) || 31 mubi32_test_true_strict(prim_mubi_pkg::mubi32_t'(regs_reg2hw.late_debug_enable)); 32 33 // Should debug be enabled? If we're using late_debug_enable, this is governed by 34 // lc_hw_debug_en_i. If not, it comes from lc_dft_en_i. 35 logic debug_enabled; 36 1/1 assign debug_enabled = lc_tx_test_true_strict(late_debug_enable ? lc_hw_debug_en_i : lc_dft_en_i); Tests: T14 T15 T16 

Assert Coverage for Module : rv_dm_enable_checker
TotalAttemptedPercentSucceeded/MatchedPercent
Assertions 4 4 100.00 4 100.00
Cover properties 0 0 0
Cover sequences 0 0 0
Total 4 4 100.00 4 100.00




Assertion Details

NameAttemptsReal SuccessesFailuresIncomplete
DebugRequestNeedsDebug_A 45359712 45296118 0 0
MemTLResponseWithoutDebugIsError_A 45264150 45200556 0 0
NdmResetAckNeedsDebug_A 45360514 45296920 0 0
SbaTLRequestNeedsDebug_A 45264150 45200556 0 0


DebugRequestNeedsDebug_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 45359712 45296118 0 0
T1 9172 9113 0 0
T2 29962 29901 0 0
T3 83578 83496 0 0
T4 1820 1739 0 0
T12 24545 24493 0 0
T13 35305 35243 0 0
T14 10721 10659 0 0
T15 31720 31664 0 0
T16 77600 77538 0 0
T22 47184 47098 0 0

MemTLResponseWithoutDebugIsError_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 45264150 45200556 0 0
T1 9172 9113 0 0
T2 29962 29901 0 0
T3 83578 83496 0 0
T4 1820 1739 0 0
T12 24545 24493 0 0
T13 35305 35243 0 0
T14 10721 10659 0 0
T15 31720 31664 0 0
T16 77600 77538 0 0
T22 47184 47098 0 0

NdmResetAckNeedsDebug_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 45360514 45296920 0 0
T1 9172 9113 0 0
T2 29962 29901 0 0
T3 83578 83496 0 0
T4 1820 1739 0 0
T12 24545 24493 0 0
T13 35305 35243 0 0
T14 10721 10659 0 0
T15 31720 31664 0 0
T16 77600 77538 0 0
T22 47184 47098 0 0

SbaTLRequestNeedsDebug_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 45264150 45200556 0 0
T1 9172 9113 0 0
T2 29962 29901 0 0
T3 83578 83496 0 0
T4 1820 1739 0 0
T12 24545 24493 0 0
T13 35305 35243 0 0
T14 10721 10659 0 0
T15 31720 31664 0 0
T16 77600 77538 0 0
T22 47184 47098 0 0

0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%