Name |
/workspace/coverage/cover_reg_top/0.sram_ctrl_csr_aliasing.4122819987 |
/workspace/coverage/cover_reg_top/0.sram_ctrl_csr_bit_bash.994295200 |
/workspace/coverage/cover_reg_top/0.sram_ctrl_csr_hw_reset.1857893234 |
/workspace/coverage/cover_reg_top/0.sram_ctrl_csr_rw.1155378366 |
/workspace/coverage/cover_reg_top/0.sram_ctrl_passthru_mem_tl_intg_err.1734546612 |
/workspace/coverage/cover_reg_top/0.sram_ctrl_same_csr_outstanding.3184524854 |
/workspace/coverage/cover_reg_top/0.sram_ctrl_tl_errors.2747289996 |
/workspace/coverage/cover_reg_top/1.sram_ctrl_csr_aliasing.1925457725 |
/workspace/coverage/cover_reg_top/1.sram_ctrl_csr_bit_bash.2581645066 |
/workspace/coverage/cover_reg_top/1.sram_ctrl_csr_hw_reset.1018595075 |
/workspace/coverage/cover_reg_top/1.sram_ctrl_csr_mem_rw_with_rand_reset.3457605592 |
/workspace/coverage/cover_reg_top/1.sram_ctrl_csr_rw.4102039355 |
/workspace/coverage/cover_reg_top/1.sram_ctrl_passthru_mem_tl_intg_err.719229222 |
/workspace/coverage/cover_reg_top/1.sram_ctrl_same_csr_outstanding.1203685997 |
/workspace/coverage/cover_reg_top/1.sram_ctrl_tl_errors.3118801652 |
/workspace/coverage/cover_reg_top/1.sram_ctrl_tl_intg_err.1818396001 |
/workspace/coverage/cover_reg_top/10.sram_ctrl_csr_mem_rw_with_rand_reset.318494903 |
/workspace/coverage/cover_reg_top/10.sram_ctrl_csr_rw.2501918032 |
/workspace/coverage/cover_reg_top/10.sram_ctrl_passthru_mem_tl_intg_err.2150852703 |
/workspace/coverage/cover_reg_top/10.sram_ctrl_same_csr_outstanding.1947140476 |
/workspace/coverage/cover_reg_top/10.sram_ctrl_tl_errors.629811248 |
/workspace/coverage/cover_reg_top/10.sram_ctrl_tl_intg_err.2431239227 |
/workspace/coverage/cover_reg_top/11.sram_ctrl_csr_mem_rw_with_rand_reset.2897029238 |
/workspace/coverage/cover_reg_top/11.sram_ctrl_csr_rw.328844668 |
/workspace/coverage/cover_reg_top/11.sram_ctrl_passthru_mem_tl_intg_err.1556975922 |
/workspace/coverage/cover_reg_top/11.sram_ctrl_same_csr_outstanding.3962950815 |
/workspace/coverage/cover_reg_top/11.sram_ctrl_tl_errors.189189093 |
/workspace/coverage/cover_reg_top/11.sram_ctrl_tl_intg_err.3613008007 |
/workspace/coverage/cover_reg_top/12.sram_ctrl_csr_mem_rw_with_rand_reset.3983166870 |
/workspace/coverage/cover_reg_top/12.sram_ctrl_csr_rw.1855276527 |
/workspace/coverage/cover_reg_top/12.sram_ctrl_passthru_mem_tl_intg_err.3108451880 |
/workspace/coverage/cover_reg_top/12.sram_ctrl_same_csr_outstanding.1834861290 |
/workspace/coverage/cover_reg_top/12.sram_ctrl_tl_errors.1019489964 |
/workspace/coverage/cover_reg_top/12.sram_ctrl_tl_intg_err.4192195098 |
/workspace/coverage/cover_reg_top/13.sram_ctrl_csr_mem_rw_with_rand_reset.2450442186 |
/workspace/coverage/cover_reg_top/13.sram_ctrl_csr_rw.2138857683 |
/workspace/coverage/cover_reg_top/13.sram_ctrl_same_csr_outstanding.425353205 |
/workspace/coverage/cover_reg_top/13.sram_ctrl_tl_errors.182364020 |
/workspace/coverage/cover_reg_top/13.sram_ctrl_tl_intg_err.139831002 |
/workspace/coverage/cover_reg_top/14.sram_ctrl_csr_mem_rw_with_rand_reset.1937012021 |
/workspace/coverage/cover_reg_top/14.sram_ctrl_csr_rw.923806636 |
/workspace/coverage/cover_reg_top/14.sram_ctrl_passthru_mem_tl_intg_err.1479021504 |
/workspace/coverage/cover_reg_top/14.sram_ctrl_same_csr_outstanding.3588456588 |
/workspace/coverage/cover_reg_top/14.sram_ctrl_tl_errors.1327328175 |
/workspace/coverage/cover_reg_top/14.sram_ctrl_tl_intg_err.157711436 |
/workspace/coverage/cover_reg_top/15.sram_ctrl_csr_mem_rw_with_rand_reset.669088932 |
/workspace/coverage/cover_reg_top/15.sram_ctrl_csr_rw.2891565429 |
/workspace/coverage/cover_reg_top/15.sram_ctrl_passthru_mem_tl_intg_err.2309203867 |
/workspace/coverage/cover_reg_top/15.sram_ctrl_same_csr_outstanding.93280528 |
/workspace/coverage/cover_reg_top/15.sram_ctrl_tl_errors.1737412538 |
/workspace/coverage/cover_reg_top/16.sram_ctrl_csr_mem_rw_with_rand_reset.2107210976 |
/workspace/coverage/cover_reg_top/16.sram_ctrl_csr_rw.4103610004 |
/workspace/coverage/cover_reg_top/16.sram_ctrl_passthru_mem_tl_intg_err.3791289752 |
/workspace/coverage/cover_reg_top/16.sram_ctrl_same_csr_outstanding.1276488482 |
/workspace/coverage/cover_reg_top/16.sram_ctrl_tl_errors.2086174866 |
/workspace/coverage/cover_reg_top/16.sram_ctrl_tl_intg_err.892806737 |
/workspace/coverage/cover_reg_top/17.sram_ctrl_csr_mem_rw_with_rand_reset.1820637142 |
/workspace/coverage/cover_reg_top/17.sram_ctrl_csr_rw.4013825076 |
/workspace/coverage/cover_reg_top/17.sram_ctrl_passthru_mem_tl_intg_err.562746012 |
/workspace/coverage/cover_reg_top/17.sram_ctrl_same_csr_outstanding.161476137 |
/workspace/coverage/cover_reg_top/17.sram_ctrl_tl_errors.4060443011 |
/workspace/coverage/cover_reg_top/17.sram_ctrl_tl_intg_err.179954048 |
/workspace/coverage/cover_reg_top/18.sram_ctrl_csr_mem_rw_with_rand_reset.3280295296 |
/workspace/coverage/cover_reg_top/18.sram_ctrl_csr_rw.4281147685 |
/workspace/coverage/cover_reg_top/18.sram_ctrl_passthru_mem_tl_intg_err.1221927439 |
/workspace/coverage/cover_reg_top/18.sram_ctrl_same_csr_outstanding.1689704772 |
/workspace/coverage/cover_reg_top/18.sram_ctrl_tl_errors.2650261556 |
/workspace/coverage/cover_reg_top/18.sram_ctrl_tl_intg_err.2076359248 |
/workspace/coverage/cover_reg_top/19.sram_ctrl_csr_mem_rw_with_rand_reset.458969255 |
/workspace/coverage/cover_reg_top/19.sram_ctrl_csr_rw.1211592987 |
/workspace/coverage/cover_reg_top/19.sram_ctrl_passthru_mem_tl_intg_err.2192412384 |
/workspace/coverage/cover_reg_top/19.sram_ctrl_same_csr_outstanding.3938080664 |
/workspace/coverage/cover_reg_top/19.sram_ctrl_tl_errors.13997815 |
/workspace/coverage/cover_reg_top/2.sram_ctrl_csr_aliasing.1051840167 |
/workspace/coverage/cover_reg_top/2.sram_ctrl_csr_bit_bash.2760331148 |
/workspace/coverage/cover_reg_top/2.sram_ctrl_csr_hw_reset.1412229786 |
/workspace/coverage/cover_reg_top/2.sram_ctrl_csr_mem_rw_with_rand_reset.508533358 |
/workspace/coverage/cover_reg_top/2.sram_ctrl_csr_rw.1232727116 |
/workspace/coverage/cover_reg_top/2.sram_ctrl_passthru_mem_tl_intg_err.2324636124 |
/workspace/coverage/cover_reg_top/2.sram_ctrl_same_csr_outstanding.69711565 |
/workspace/coverage/cover_reg_top/2.sram_ctrl_tl_intg_err.2275765486 |
/workspace/coverage/cover_reg_top/3.sram_ctrl_csr_aliasing.2094512328 |
/workspace/coverage/cover_reg_top/3.sram_ctrl_csr_bit_bash.2181085714 |
/workspace/coverage/cover_reg_top/3.sram_ctrl_csr_hw_reset.4012526223 |
/workspace/coverage/cover_reg_top/3.sram_ctrl_csr_mem_rw_with_rand_reset.2363366462 |
/workspace/coverage/cover_reg_top/3.sram_ctrl_csr_rw.2876311181 |
/workspace/coverage/cover_reg_top/3.sram_ctrl_passthru_mem_tl_intg_err.1074675232 |
/workspace/coverage/cover_reg_top/3.sram_ctrl_same_csr_outstanding.1924549670 |
/workspace/coverage/cover_reg_top/3.sram_ctrl_tl_errors.2645663640 |
/workspace/coverage/cover_reg_top/4.sram_ctrl_csr_aliasing.858460354 |
/workspace/coverage/cover_reg_top/4.sram_ctrl_csr_bit_bash.2295404931 |
/workspace/coverage/cover_reg_top/4.sram_ctrl_csr_hw_reset.260589318 |
/workspace/coverage/cover_reg_top/4.sram_ctrl_csr_mem_rw_with_rand_reset.2903600265 |
/workspace/coverage/cover_reg_top/4.sram_ctrl_csr_rw.2867663254 |
/workspace/coverage/cover_reg_top/4.sram_ctrl_passthru_mem_tl_intg_err.3365410121 |
/workspace/coverage/cover_reg_top/4.sram_ctrl_same_csr_outstanding.1617514181 |
/workspace/coverage/cover_reg_top/4.sram_ctrl_tl_errors.2892569330 |
/workspace/coverage/cover_reg_top/4.sram_ctrl_tl_intg_err.659485004 |
/workspace/coverage/cover_reg_top/5.sram_ctrl_csr_mem_rw_with_rand_reset.1342915141 |
/workspace/coverage/cover_reg_top/5.sram_ctrl_csr_rw.1383543284 |
/workspace/coverage/cover_reg_top/5.sram_ctrl_passthru_mem_tl_intg_err.2166225137 |
/workspace/coverage/cover_reg_top/5.sram_ctrl_same_csr_outstanding.1305711727 |
/workspace/coverage/cover_reg_top/5.sram_ctrl_tl_errors.450084244 |
/workspace/coverage/cover_reg_top/5.sram_ctrl_tl_intg_err.2793682186 |
/workspace/coverage/cover_reg_top/6.sram_ctrl_csr_mem_rw_with_rand_reset.337730146 |
/workspace/coverage/cover_reg_top/6.sram_ctrl_csr_rw.3333705257 |
/workspace/coverage/cover_reg_top/6.sram_ctrl_passthru_mem_tl_intg_err.245809449 |
/workspace/coverage/cover_reg_top/6.sram_ctrl_same_csr_outstanding.1320707631 |
/workspace/coverage/cover_reg_top/6.sram_ctrl_tl_errors.2866103983 |
/workspace/coverage/cover_reg_top/6.sram_ctrl_tl_intg_err.120085797 |
/workspace/coverage/cover_reg_top/7.sram_ctrl_csr_mem_rw_with_rand_reset.2178028759 |
/workspace/coverage/cover_reg_top/7.sram_ctrl_csr_rw.1100499026 |
/workspace/coverage/cover_reg_top/7.sram_ctrl_passthru_mem_tl_intg_err.3070600487 |
/workspace/coverage/cover_reg_top/7.sram_ctrl_same_csr_outstanding.1959634653 |
/workspace/coverage/cover_reg_top/7.sram_ctrl_tl_errors.646152138 |
/workspace/coverage/cover_reg_top/7.sram_ctrl_tl_intg_err.3652791592 |
/workspace/coverage/cover_reg_top/8.sram_ctrl_csr_mem_rw_with_rand_reset.2816066791 |
/workspace/coverage/cover_reg_top/8.sram_ctrl_csr_rw.2000058887 |
/workspace/coverage/cover_reg_top/8.sram_ctrl_passthru_mem_tl_intg_err.228972070 |
/workspace/coverage/cover_reg_top/8.sram_ctrl_same_csr_outstanding.196924184 |
/workspace/coverage/cover_reg_top/8.sram_ctrl_tl_errors.1052448478 |
/workspace/coverage/cover_reg_top/8.sram_ctrl_tl_intg_err.4035345598 |
/workspace/coverage/cover_reg_top/9.sram_ctrl_csr_mem_rw_with_rand_reset.736206296 |
/workspace/coverage/cover_reg_top/9.sram_ctrl_csr_rw.882349820 |
/workspace/coverage/cover_reg_top/9.sram_ctrl_passthru_mem_tl_intg_err.257426937 |
/workspace/coverage/cover_reg_top/9.sram_ctrl_same_csr_outstanding.924409689 |
/workspace/coverage/cover_reg_top/9.sram_ctrl_tl_errors.2389537220 |
/workspace/coverage/cover_reg_top/9.sram_ctrl_tl_intg_err.115086142 |
/workspace/coverage/default/0.sram_ctrl_access_during_key_req.215365192 |
/workspace/coverage/default/0.sram_ctrl_alert_test.3755769540 |
/workspace/coverage/default/0.sram_ctrl_bijection.1825434626 |
/workspace/coverage/default/0.sram_ctrl_lc_escalation.2635486638 |
/workspace/coverage/default/0.sram_ctrl_max_throughput.3448272411 |
/workspace/coverage/default/0.sram_ctrl_mem_partial_access.1806981506 |
/workspace/coverage/default/0.sram_ctrl_mem_walk.1624630901 |
/workspace/coverage/default/0.sram_ctrl_multiple_keys.1972030547 |
/workspace/coverage/default/0.sram_ctrl_partial_access.3211309676 |
/workspace/coverage/default/0.sram_ctrl_partial_access_b2b.1801278615 |
/workspace/coverage/default/0.sram_ctrl_ram_cfg.3585101261 |
/workspace/coverage/default/0.sram_ctrl_regwen.1535826770 |
/workspace/coverage/default/0.sram_ctrl_sec_cm.4174901337 |
/workspace/coverage/default/0.sram_ctrl_smoke.2778431597 |
/workspace/coverage/default/0.sram_ctrl_stress_all.247721098 |
/workspace/coverage/default/0.sram_ctrl_stress_all_with_rand_reset.4145303275 |
/workspace/coverage/default/0.sram_ctrl_stress_pipeline.2029177254 |
/workspace/coverage/default/0.sram_ctrl_throughput_w_partial_write.2726829497 |
/workspace/coverage/default/1.sram_ctrl_access_during_key_req.2450691705 |
/workspace/coverage/default/1.sram_ctrl_alert_test.4111011701 |
/workspace/coverage/default/1.sram_ctrl_bijection.2693176562 |
/workspace/coverage/default/1.sram_ctrl_max_throughput.1936629350 |
/workspace/coverage/default/1.sram_ctrl_mem_partial_access.3340131883 |
/workspace/coverage/default/1.sram_ctrl_mem_walk.1713644840 |
/workspace/coverage/default/1.sram_ctrl_multiple_keys.3296537836 |
/workspace/coverage/default/1.sram_ctrl_partial_access.2029714184 |
/workspace/coverage/default/1.sram_ctrl_partial_access_b2b.3692510081 |
/workspace/coverage/default/1.sram_ctrl_ram_cfg.2255410620 |
/workspace/coverage/default/1.sram_ctrl_regwen.3608574759 |
/workspace/coverage/default/1.sram_ctrl_smoke.2883293972 |
/workspace/coverage/default/1.sram_ctrl_stress_all_with_rand_reset.3005611929 |
/workspace/coverage/default/1.sram_ctrl_stress_pipeline.3343236980 |
/workspace/coverage/default/1.sram_ctrl_throughput_w_partial_write.1623815607 |
/workspace/coverage/default/10.sram_ctrl_access_during_key_req.2646871106 |
/workspace/coverage/default/10.sram_ctrl_alert_test.1358941664 |
/workspace/coverage/default/10.sram_ctrl_bijection.1988723647 |
/workspace/coverage/default/10.sram_ctrl_executable.567160701 |
/workspace/coverage/default/10.sram_ctrl_lc_escalation.53622164 |
/workspace/coverage/default/10.sram_ctrl_max_throughput.2394215989 |
/workspace/coverage/default/10.sram_ctrl_mem_partial_access.898760158 |
/workspace/coverage/default/10.sram_ctrl_mem_walk.4254474052 |
/workspace/coverage/default/10.sram_ctrl_multiple_keys.3258811296 |
/workspace/coverage/default/10.sram_ctrl_partial_access.2352341088 |
/workspace/coverage/default/10.sram_ctrl_partial_access_b2b.1688917454 |
/workspace/coverage/default/10.sram_ctrl_ram_cfg.3478371582 |
/workspace/coverage/default/10.sram_ctrl_regwen.1735343258 |
/workspace/coverage/default/10.sram_ctrl_smoke.2308588634 |
/workspace/coverage/default/10.sram_ctrl_stress_all_with_rand_reset.1945912860 |
/workspace/coverage/default/10.sram_ctrl_stress_pipeline.1947832807 |
/workspace/coverage/default/10.sram_ctrl_throughput_w_partial_write.1332942341 |
/workspace/coverage/default/11.sram_ctrl_access_during_key_req.2558813762 |
/workspace/coverage/default/11.sram_ctrl_alert_test.115223590 |
/workspace/coverage/default/11.sram_ctrl_bijection.1649230610 |
/workspace/coverage/default/11.sram_ctrl_executable.4110479469 |
/workspace/coverage/default/11.sram_ctrl_max_throughput.1210097582 |
/workspace/coverage/default/11.sram_ctrl_mem_partial_access.2368626307 |
/workspace/coverage/default/11.sram_ctrl_mem_walk.3581037346 |
/workspace/coverage/default/11.sram_ctrl_multiple_keys.3134591545 |
/workspace/coverage/default/11.sram_ctrl_partial_access.1535412198 |
/workspace/coverage/default/11.sram_ctrl_partial_access_b2b.387487224 |
/workspace/coverage/default/11.sram_ctrl_ram_cfg.3495446632 |
/workspace/coverage/default/11.sram_ctrl_regwen.4140711199 |
/workspace/coverage/default/11.sram_ctrl_smoke.4094902438 |
/workspace/coverage/default/11.sram_ctrl_stress_all_with_rand_reset.3377658373 |
/workspace/coverage/default/11.sram_ctrl_stress_pipeline.433052927 |
/workspace/coverage/default/11.sram_ctrl_throughput_w_partial_write.3206290302 |
/workspace/coverage/default/12.sram_ctrl_access_during_key_req.3813124497 |
/workspace/coverage/default/12.sram_ctrl_alert_test.1342045485 |
/workspace/coverage/default/12.sram_ctrl_bijection.2564331440 |
/workspace/coverage/default/12.sram_ctrl_lc_escalation.3582562881 |
/workspace/coverage/default/12.sram_ctrl_max_throughput.1979495488 |
/workspace/coverage/default/12.sram_ctrl_mem_partial_access.947461713 |
/workspace/coverage/default/12.sram_ctrl_mem_walk.4215012917 |
/workspace/coverage/default/12.sram_ctrl_multiple_keys.3146345719 |
/workspace/coverage/default/12.sram_ctrl_partial_access.4114051958 |
/workspace/coverage/default/12.sram_ctrl_partial_access_b2b.1854168370 |
/workspace/coverage/default/12.sram_ctrl_ram_cfg.235380099 |
/workspace/coverage/default/12.sram_ctrl_regwen.921077891 |
/workspace/coverage/default/12.sram_ctrl_smoke.2334445882 |
/workspace/coverage/default/12.sram_ctrl_stress_all.3752578457 |
/workspace/coverage/default/12.sram_ctrl_stress_all_with_rand_reset.314901353 |
/workspace/coverage/default/12.sram_ctrl_stress_pipeline.1598591635 |
/workspace/coverage/default/12.sram_ctrl_throughput_w_partial_write.2594361797 |
/workspace/coverage/default/13.sram_ctrl_access_during_key_req.1175048045 |
/workspace/coverage/default/13.sram_ctrl_alert_test.58758971 |
/workspace/coverage/default/13.sram_ctrl_bijection.4186823579 |
/workspace/coverage/default/13.sram_ctrl_executable.2871211942 |
/workspace/coverage/default/13.sram_ctrl_lc_escalation.2503882104 |
/workspace/coverage/default/13.sram_ctrl_max_throughput.2980859403 |
/workspace/coverage/default/13.sram_ctrl_mem_partial_access.3805965845 |
/workspace/coverage/default/13.sram_ctrl_mem_walk.725031038 |
/workspace/coverage/default/13.sram_ctrl_multiple_keys.627249281 |
/workspace/coverage/default/13.sram_ctrl_partial_access.1348069291 |
/workspace/coverage/default/13.sram_ctrl_partial_access_b2b.79864639 |
/workspace/coverage/default/13.sram_ctrl_ram_cfg.3786741947 |
/workspace/coverage/default/13.sram_ctrl_regwen.2170112339 |
/workspace/coverage/default/13.sram_ctrl_smoke.2326591440 |
/workspace/coverage/default/13.sram_ctrl_stress_all.2541764340 |
/workspace/coverage/default/13.sram_ctrl_stress_all_with_rand_reset.3367724443 |
/workspace/coverage/default/13.sram_ctrl_stress_pipeline.2587300687 |
/workspace/coverage/default/13.sram_ctrl_throughput_w_partial_write.653491603 |
/workspace/coverage/default/14.sram_ctrl_access_during_key_req.1939917524 |
/workspace/coverage/default/14.sram_ctrl_alert_test.2795021690 |
/workspace/coverage/default/14.sram_ctrl_bijection.1446678158 |
/workspace/coverage/default/14.sram_ctrl_lc_escalation.2338014772 |
/workspace/coverage/default/14.sram_ctrl_max_throughput.384010285 |
/workspace/coverage/default/14.sram_ctrl_mem_partial_access.1294214926 |
/workspace/coverage/default/14.sram_ctrl_mem_walk.188532861 |
/workspace/coverage/default/14.sram_ctrl_multiple_keys.1269394859 |
/workspace/coverage/default/14.sram_ctrl_partial_access.2692318437 |
/workspace/coverage/default/14.sram_ctrl_partial_access_b2b.3081486941 |
/workspace/coverage/default/14.sram_ctrl_ram_cfg.3578862867 |
/workspace/coverage/default/14.sram_ctrl_regwen.1185264532 |
/workspace/coverage/default/14.sram_ctrl_smoke.3507692615 |
/workspace/coverage/default/14.sram_ctrl_stress_all.775243222 |
/workspace/coverage/default/14.sram_ctrl_stress_all_with_rand_reset.2905603411 |
/workspace/coverage/default/14.sram_ctrl_stress_pipeline.459341585 |
/workspace/coverage/default/14.sram_ctrl_throughput_w_partial_write.3545896751 |
/workspace/coverage/default/15.sram_ctrl_access_during_key_req.3312675032 |
/workspace/coverage/default/15.sram_ctrl_alert_test.947643701 |
/workspace/coverage/default/15.sram_ctrl_bijection.682412277 |
/workspace/coverage/default/15.sram_ctrl_executable.2522141934 |
/workspace/coverage/default/15.sram_ctrl_lc_escalation.928550431 |
/workspace/coverage/default/15.sram_ctrl_max_throughput.632236259 |
/workspace/coverage/default/15.sram_ctrl_mem_partial_access.3913281978 |
/workspace/coverage/default/15.sram_ctrl_mem_walk.3299956356 |
/workspace/coverage/default/15.sram_ctrl_multiple_keys.80227780 |
/workspace/coverage/default/15.sram_ctrl_partial_access.2323648938 |
/workspace/coverage/default/15.sram_ctrl_partial_access_b2b.1176223251 |
/workspace/coverage/default/15.sram_ctrl_ram_cfg.219175094 |
/workspace/coverage/default/15.sram_ctrl_regwen.2413954067 |
/workspace/coverage/default/15.sram_ctrl_smoke.506320689 |
/workspace/coverage/default/15.sram_ctrl_stress_all_with_rand_reset.2897024622 |
/workspace/coverage/default/15.sram_ctrl_stress_pipeline.3016242342 |
/workspace/coverage/default/15.sram_ctrl_throughput_w_partial_write.1858055134 |
/workspace/coverage/default/16.sram_ctrl_access_during_key_req.3849929756 |
/workspace/coverage/default/16.sram_ctrl_alert_test.660164999 |
/workspace/coverage/default/16.sram_ctrl_bijection.2242724200 |
/workspace/coverage/default/16.sram_ctrl_lc_escalation.3063141709 |
/workspace/coverage/default/16.sram_ctrl_max_throughput.1363460792 |
/workspace/coverage/default/16.sram_ctrl_mem_partial_access.3161440831 |
/workspace/coverage/default/16.sram_ctrl_mem_walk.3736200332 |
/workspace/coverage/default/16.sram_ctrl_multiple_keys.111306688 |
/workspace/coverage/default/16.sram_ctrl_partial_access.3810343961 |
/workspace/coverage/default/16.sram_ctrl_partial_access_b2b.3014495595 |
/workspace/coverage/default/16.sram_ctrl_ram_cfg.3507251387 |
/workspace/coverage/default/16.sram_ctrl_regwen.1996046870 |
/workspace/coverage/default/16.sram_ctrl_smoke.1313919619 |
/workspace/coverage/default/16.sram_ctrl_stress_all_with_rand_reset.3027986378 |
/workspace/coverage/default/16.sram_ctrl_stress_pipeline.609003227 |
/workspace/coverage/default/16.sram_ctrl_throughput_w_partial_write.211524202 |
/workspace/coverage/default/17.sram_ctrl_access_during_key_req.4035399330 |
/workspace/coverage/default/17.sram_ctrl_bijection.1456164433 |
/workspace/coverage/default/17.sram_ctrl_executable.2203511114 |
/workspace/coverage/default/17.sram_ctrl_max_throughput.615540073 |
/workspace/coverage/default/17.sram_ctrl_mem_partial_access.2008582017 |
/workspace/coverage/default/17.sram_ctrl_mem_walk.2015405158 |
/workspace/coverage/default/17.sram_ctrl_multiple_keys.1773615659 |
/workspace/coverage/default/17.sram_ctrl_partial_access.833809286 |
/workspace/coverage/default/17.sram_ctrl_partial_access_b2b.1087503326 |
/workspace/coverage/default/17.sram_ctrl_ram_cfg.3730084387 |
/workspace/coverage/default/17.sram_ctrl_regwen.1991912305 |
/workspace/coverage/default/17.sram_ctrl_smoke.4249477139 |
/workspace/coverage/default/17.sram_ctrl_stress_all_with_rand_reset.389019616 |
/workspace/coverage/default/17.sram_ctrl_stress_pipeline.143504252 |
/workspace/coverage/default/17.sram_ctrl_throughput_w_partial_write.2049431585 |
/workspace/coverage/default/18.sram_ctrl_access_during_key_req.588719524 |
/workspace/coverage/default/18.sram_ctrl_alert_test.3387900728 |
/workspace/coverage/default/18.sram_ctrl_bijection.1568831336 |
/workspace/coverage/default/18.sram_ctrl_executable.1399270426 |
/workspace/coverage/default/18.sram_ctrl_lc_escalation.974105387 |
/workspace/coverage/default/18.sram_ctrl_max_throughput.4116978346 |
/workspace/coverage/default/18.sram_ctrl_mem_partial_access.3932930001 |
/workspace/coverage/default/18.sram_ctrl_mem_walk.111799762 |
/workspace/coverage/default/18.sram_ctrl_multiple_keys.646459637 |
/workspace/coverage/default/18.sram_ctrl_partial_access.2091523106 |
/workspace/coverage/default/18.sram_ctrl_partial_access_b2b.3529281120 |
/workspace/coverage/default/18.sram_ctrl_ram_cfg.637382161 |
/workspace/coverage/default/18.sram_ctrl_regwen.644972901 |
/workspace/coverage/default/18.sram_ctrl_smoke.826045447 |
/workspace/coverage/default/18.sram_ctrl_stress_all.1953320923 |
/workspace/coverage/default/18.sram_ctrl_stress_all_with_rand_reset.305350354 |
/workspace/coverage/default/18.sram_ctrl_stress_pipeline.1309583341 |
/workspace/coverage/default/18.sram_ctrl_throughput_w_partial_write.695864971 |
/workspace/coverage/default/19.sram_ctrl_access_during_key_req.193926742 |
/workspace/coverage/default/19.sram_ctrl_alert_test.2585183774 |
/workspace/coverage/default/19.sram_ctrl_bijection.975480261 |
/workspace/coverage/default/19.sram_ctrl_lc_escalation.1031767953 |
/workspace/coverage/default/19.sram_ctrl_max_throughput.1596928404 |
/workspace/coverage/default/19.sram_ctrl_mem_partial_access.1140175534 |
/workspace/coverage/default/19.sram_ctrl_mem_walk.823528832 |
/workspace/coverage/default/19.sram_ctrl_multiple_keys.3264507838 |
/workspace/coverage/default/19.sram_ctrl_partial_access.3352984942 |
/workspace/coverage/default/19.sram_ctrl_partial_access_b2b.2038195122 |
/workspace/coverage/default/19.sram_ctrl_ram_cfg.192854665 |
/workspace/coverage/default/19.sram_ctrl_smoke.517390935 |
/workspace/coverage/default/19.sram_ctrl_stress_all_with_rand_reset.686340888 |
/workspace/coverage/default/19.sram_ctrl_stress_pipeline.1998824335 |
/workspace/coverage/default/19.sram_ctrl_throughput_w_partial_write.1244321409 |
/workspace/coverage/default/2.sram_ctrl_access_during_key_req.3827352747 |
/workspace/coverage/default/2.sram_ctrl_alert_test.490921990 |
/workspace/coverage/default/2.sram_ctrl_bijection.188425619 |
/workspace/coverage/default/2.sram_ctrl_executable.3709868043 |
/workspace/coverage/default/2.sram_ctrl_lc_escalation.4019707730 |
/workspace/coverage/default/2.sram_ctrl_max_throughput.2980505020 |
/workspace/coverage/default/2.sram_ctrl_mem_partial_access.1625472878 |
/workspace/coverage/default/2.sram_ctrl_mem_walk.1855035713 |
/workspace/coverage/default/2.sram_ctrl_multiple_keys.3787130543 |
/workspace/coverage/default/2.sram_ctrl_partial_access.1558771765 |
/workspace/coverage/default/2.sram_ctrl_partial_access_b2b.933452535 |
/workspace/coverage/default/2.sram_ctrl_ram_cfg.125834066 |
/workspace/coverage/default/2.sram_ctrl_regwen.3307473523 |
/workspace/coverage/default/2.sram_ctrl_sec_cm.3223138849 |
/workspace/coverage/default/2.sram_ctrl_smoke.4079595048 |
/workspace/coverage/default/2.sram_ctrl_stress_all.1802723293 |
/workspace/coverage/default/2.sram_ctrl_stress_all_with_rand_reset.597114226 |
/workspace/coverage/default/2.sram_ctrl_stress_pipeline.1119662788 |
/workspace/coverage/default/2.sram_ctrl_throughput_w_partial_write.3378369898 |
/workspace/coverage/default/20.sram_ctrl_access_during_key_req.2417499437 |
/workspace/coverage/default/20.sram_ctrl_alert_test.4260318139 |
/workspace/coverage/default/20.sram_ctrl_bijection.572803045 |
/workspace/coverage/default/20.sram_ctrl_lc_escalation.2622823631 |
/workspace/coverage/default/20.sram_ctrl_max_throughput.3176609709 |
/workspace/coverage/default/20.sram_ctrl_mem_partial_access.2830506577 |
/workspace/coverage/default/20.sram_ctrl_mem_walk.1366207092 |
/workspace/coverage/default/20.sram_ctrl_multiple_keys.521377336 |
/workspace/coverage/default/20.sram_ctrl_partial_access.4067502089 |
/workspace/coverage/default/20.sram_ctrl_partial_access_b2b.2830531615 |
/workspace/coverage/default/20.sram_ctrl_ram_cfg.1277332160 |
/workspace/coverage/default/20.sram_ctrl_regwen.2942399374 |
/workspace/coverage/default/20.sram_ctrl_smoke.449357201 |
/workspace/coverage/default/20.sram_ctrl_stress_all.3816624908 |
/workspace/coverage/default/20.sram_ctrl_stress_all_with_rand_reset.2522934714 |
/workspace/coverage/default/20.sram_ctrl_stress_pipeline.2252472340 |
/workspace/coverage/default/20.sram_ctrl_throughput_w_partial_write.1708654935 |
/workspace/coverage/default/21.sram_ctrl_access_during_key_req.3342593836 |
/workspace/coverage/default/21.sram_ctrl_alert_test.2683664769 |
/workspace/coverage/default/21.sram_ctrl_bijection.2938746146 |
/workspace/coverage/default/21.sram_ctrl_executable.3119034035 |
/workspace/coverage/default/21.sram_ctrl_lc_escalation.2022847054 |
/workspace/coverage/default/21.sram_ctrl_max_throughput.3922954940 |
/workspace/coverage/default/21.sram_ctrl_mem_partial_access.3818044351 |
/workspace/coverage/default/21.sram_ctrl_mem_walk.2901108143 |
/workspace/coverage/default/21.sram_ctrl_multiple_keys.428989695 |
/workspace/coverage/default/21.sram_ctrl_partial_access.4134207959 |
/workspace/coverage/default/21.sram_ctrl_partial_access_b2b.1763010763 |
/workspace/coverage/default/21.sram_ctrl_ram_cfg.3301380852 |
/workspace/coverage/default/21.sram_ctrl_regwen.718309109 |
/workspace/coverage/default/21.sram_ctrl_smoke.2204181950 |
/workspace/coverage/default/21.sram_ctrl_stress_all_with_rand_reset.506709531 |
/workspace/coverage/default/21.sram_ctrl_stress_pipeline.1383105448 |
/workspace/coverage/default/21.sram_ctrl_throughput_w_partial_write.996923780 |
/workspace/coverage/default/22.sram_ctrl_access_during_key_req.1537484742 |
/workspace/coverage/default/22.sram_ctrl_alert_test.4118679719 |
/workspace/coverage/default/22.sram_ctrl_bijection.3784625788 |
/workspace/coverage/default/22.sram_ctrl_executable.4248415592 |
/workspace/coverage/default/22.sram_ctrl_lc_escalation.1065122417 |
/workspace/coverage/default/22.sram_ctrl_max_throughput.1120027116 |
/workspace/coverage/default/22.sram_ctrl_mem_partial_access.3330282468 |
/workspace/coverage/default/22.sram_ctrl_mem_walk.3497388927 |
/workspace/coverage/default/22.sram_ctrl_multiple_keys.64135676 |
/workspace/coverage/default/22.sram_ctrl_partial_access.183280151 |
/workspace/coverage/default/22.sram_ctrl_partial_access_b2b.1797048440 |
/workspace/coverage/default/22.sram_ctrl_ram_cfg.813552671 |
/workspace/coverage/default/22.sram_ctrl_regwen.1984045248 |
/workspace/coverage/default/22.sram_ctrl_smoke.3204948312 |
/workspace/coverage/default/22.sram_ctrl_stress_all_with_rand_reset.12658510 |
/workspace/coverage/default/22.sram_ctrl_stress_pipeline.83282908 |
/workspace/coverage/default/22.sram_ctrl_throughput_w_partial_write.76334241 |
/workspace/coverage/default/23.sram_ctrl_access_during_key_req.3471066342 |
/workspace/coverage/default/23.sram_ctrl_alert_test.966004577 |
/workspace/coverage/default/23.sram_ctrl_bijection.3656878604 |
/workspace/coverage/default/23.sram_ctrl_executable.935311625 |
/workspace/coverage/default/23.sram_ctrl_lc_escalation.62135808 |
/workspace/coverage/default/23.sram_ctrl_max_throughput.62833560 |
/workspace/coverage/default/23.sram_ctrl_mem_partial_access.1650997757 |
/workspace/coverage/default/23.sram_ctrl_mem_walk.1136704402 |
/workspace/coverage/default/23.sram_ctrl_multiple_keys.2657654487 |
/workspace/coverage/default/23.sram_ctrl_partial_access.3367810400 |
/workspace/coverage/default/23.sram_ctrl_partial_access_b2b.4034818953 |
/workspace/coverage/default/23.sram_ctrl_ram_cfg.2762897193 |
/workspace/coverage/default/23.sram_ctrl_smoke.3227401726 |
/workspace/coverage/default/23.sram_ctrl_stress_all_with_rand_reset.3220622181 |
/workspace/coverage/default/23.sram_ctrl_stress_pipeline.4133351249 |
/workspace/coverage/default/23.sram_ctrl_throughput_w_partial_write.838369707 |
/workspace/coverage/default/24.sram_ctrl_access_during_key_req.1104916845 |
/workspace/coverage/default/24.sram_ctrl_alert_test.949321378 |
/workspace/coverage/default/24.sram_ctrl_bijection.1180986336 |
/workspace/coverage/default/24.sram_ctrl_executable.888204755 |
/workspace/coverage/default/24.sram_ctrl_max_throughput.124230659 |
/workspace/coverage/default/24.sram_ctrl_mem_partial_access.348823341 |
/workspace/coverage/default/24.sram_ctrl_mem_walk.4000501153 |
/workspace/coverage/default/24.sram_ctrl_multiple_keys.1078446755 |
/workspace/coverage/default/24.sram_ctrl_partial_access.727638347 |
/workspace/coverage/default/24.sram_ctrl_partial_access_b2b.1250388730 |
/workspace/coverage/default/24.sram_ctrl_ram_cfg.3930527812 |
/workspace/coverage/default/24.sram_ctrl_regwen.3101208526 |
/workspace/coverage/default/24.sram_ctrl_smoke.2502510736 |
/workspace/coverage/default/24.sram_ctrl_stress_all.2831917823 |
/workspace/coverage/default/24.sram_ctrl_stress_all_with_rand_reset.2080627898 |
/workspace/coverage/default/24.sram_ctrl_stress_pipeline.183248568 |
/workspace/coverage/default/24.sram_ctrl_throughput_w_partial_write.2900752156 |
/workspace/coverage/default/25.sram_ctrl_access_during_key_req.3473056641 |
/workspace/coverage/default/25.sram_ctrl_alert_test.1869034328 |
/workspace/coverage/default/25.sram_ctrl_bijection.2677084299 |
/workspace/coverage/default/25.sram_ctrl_executable.3942394976 |
/workspace/coverage/default/25.sram_ctrl_lc_escalation.768535828 |
/workspace/coverage/default/25.sram_ctrl_max_throughput.2718485157 |
/workspace/coverage/default/25.sram_ctrl_mem_partial_access.2282061482 |
/workspace/coverage/default/25.sram_ctrl_mem_walk.4200148173 |
/workspace/coverage/default/25.sram_ctrl_multiple_keys.3356662223 |
/workspace/coverage/default/25.sram_ctrl_partial_access.2622054498 |
/workspace/coverage/default/25.sram_ctrl_partial_access_b2b.3394839451 |
/workspace/coverage/default/25.sram_ctrl_ram_cfg.438637638 |
/workspace/coverage/default/25.sram_ctrl_regwen.4195224917 |
/workspace/coverage/default/25.sram_ctrl_smoke.2980864128 |
/workspace/coverage/default/25.sram_ctrl_stress_all.2170176292 |
/workspace/coverage/default/25.sram_ctrl_stress_all_with_rand_reset.2090137040 |
/workspace/coverage/default/25.sram_ctrl_stress_pipeline.247629545 |
/workspace/coverage/default/25.sram_ctrl_throughput_w_partial_write.450866629 |
/workspace/coverage/default/26.sram_ctrl_access_during_key_req.1435896336 |
/workspace/coverage/default/26.sram_ctrl_alert_test.2813910617 |
/workspace/coverage/default/26.sram_ctrl_bijection.2820880961 |
/workspace/coverage/default/26.sram_ctrl_lc_escalation.3013274912 |
/workspace/coverage/default/26.sram_ctrl_max_throughput.1371256944 |
/workspace/coverage/default/26.sram_ctrl_mem_partial_access.3581459539 |
/workspace/coverage/default/26.sram_ctrl_mem_walk.866349148 |
/workspace/coverage/default/26.sram_ctrl_multiple_keys.1929899182 |
/workspace/coverage/default/26.sram_ctrl_partial_access.2575161328 |
/workspace/coverage/default/26.sram_ctrl_partial_access_b2b.1031207684 |
/workspace/coverage/default/26.sram_ctrl_ram_cfg.256024397 |
/workspace/coverage/default/26.sram_ctrl_regwen.1452777669 |
/workspace/coverage/default/26.sram_ctrl_smoke.3909416225 |
/workspace/coverage/default/26.sram_ctrl_stress_all_with_rand_reset.2691551098 |
/workspace/coverage/default/26.sram_ctrl_stress_pipeline.3808172506 |
/workspace/coverage/default/26.sram_ctrl_throughput_w_partial_write.2006952426 |
/workspace/coverage/default/27.sram_ctrl_access_during_key_req.1908296800 |
/workspace/coverage/default/27.sram_ctrl_alert_test.14092194 |
/workspace/coverage/default/27.sram_ctrl_bijection.3004909512 |
/workspace/coverage/default/27.sram_ctrl_executable.1527678999 |
/workspace/coverage/default/27.sram_ctrl_lc_escalation.1689945465 |
/workspace/coverage/default/27.sram_ctrl_max_throughput.1434346420 |
/workspace/coverage/default/27.sram_ctrl_mem_partial_access.709653020 |
/workspace/coverage/default/27.sram_ctrl_mem_walk.1137097414 |
/workspace/coverage/default/27.sram_ctrl_multiple_keys.2663602394 |
/workspace/coverage/default/27.sram_ctrl_partial_access.2386061185 |
/workspace/coverage/default/27.sram_ctrl_partial_access_b2b.1741142247 |
/workspace/coverage/default/27.sram_ctrl_ram_cfg.1974519049 |
/workspace/coverage/default/27.sram_ctrl_regwen.1809583004 |
/workspace/coverage/default/27.sram_ctrl_smoke.422340003 |
/workspace/coverage/default/27.sram_ctrl_stress_all_with_rand_reset.3312907481 |
/workspace/coverage/default/27.sram_ctrl_stress_pipeline.2769328558 |
/workspace/coverage/default/27.sram_ctrl_throughput_w_partial_write.2207012750 |
/workspace/coverage/default/28.sram_ctrl_access_during_key_req.1513982377 |
/workspace/coverage/default/28.sram_ctrl_alert_test.1380212845 |
/workspace/coverage/default/28.sram_ctrl_bijection.505963661 |
/workspace/coverage/default/28.sram_ctrl_executable.2133565969 |
/workspace/coverage/default/28.sram_ctrl_lc_escalation.2995913342 |
/workspace/coverage/default/28.sram_ctrl_max_throughput.1466238607 |
/workspace/coverage/default/28.sram_ctrl_mem_partial_access.4042588994 |
/workspace/coverage/default/28.sram_ctrl_mem_walk.1151231722 |
/workspace/coverage/default/28.sram_ctrl_multiple_keys.886453330 |
/workspace/coverage/default/28.sram_ctrl_partial_access.2029119709 |
/workspace/coverage/default/28.sram_ctrl_partial_access_b2b.3109034137 |
/workspace/coverage/default/28.sram_ctrl_ram_cfg.18977927 |
/workspace/coverage/default/28.sram_ctrl_regwen.3628039688 |
/workspace/coverage/default/28.sram_ctrl_smoke.2733560783 |
/workspace/coverage/default/28.sram_ctrl_stress_all_with_rand_reset.2585052118 |
/workspace/coverage/default/28.sram_ctrl_stress_pipeline.492296628 |
/workspace/coverage/default/28.sram_ctrl_throughput_w_partial_write.2085873301 |
/workspace/coverage/default/29.sram_ctrl_access_during_key_req.2003617875 |
/workspace/coverage/default/29.sram_ctrl_alert_test.1438002560 |
/workspace/coverage/default/29.sram_ctrl_bijection.689172067 |
/workspace/coverage/default/29.sram_ctrl_executable.743200422 |
/workspace/coverage/default/29.sram_ctrl_max_throughput.1498755762 |
/workspace/coverage/default/29.sram_ctrl_mem_partial_access.3626698162 |
/workspace/coverage/default/29.sram_ctrl_mem_walk.521961101 |
/workspace/coverage/default/29.sram_ctrl_multiple_keys.3953050410 |
/workspace/coverage/default/29.sram_ctrl_partial_access.1822032243 |
/workspace/coverage/default/29.sram_ctrl_partial_access_b2b.286265281 |
/workspace/coverage/default/29.sram_ctrl_ram_cfg.4197003873 |
/workspace/coverage/default/29.sram_ctrl_regwen.3320875560 |
/workspace/coverage/default/29.sram_ctrl_smoke.1697702654 |
/workspace/coverage/default/29.sram_ctrl_stress_all.773474519 |
/workspace/coverage/default/29.sram_ctrl_stress_pipeline.3642996836 |
/workspace/coverage/default/29.sram_ctrl_throughput_w_partial_write.3707683864 |
/workspace/coverage/default/3.sram_ctrl_access_during_key_req.3221446807 |
/workspace/coverage/default/3.sram_ctrl_alert_test.587730082 |
/workspace/coverage/default/3.sram_ctrl_bijection.2316392552 |
/workspace/coverage/default/3.sram_ctrl_executable.2285689350 |
/workspace/coverage/default/3.sram_ctrl_lc_escalation.3992562996 |
/workspace/coverage/default/3.sram_ctrl_max_throughput.4225593809 |
/workspace/coverage/default/3.sram_ctrl_mem_partial_access.3253470797 |
/workspace/coverage/default/3.sram_ctrl_mem_walk.374447641 |
/workspace/coverage/default/3.sram_ctrl_multiple_keys.2928798048 |
/workspace/coverage/default/3.sram_ctrl_partial_access.2742790594 |
/workspace/coverage/default/3.sram_ctrl_partial_access_b2b.453096619 |
/workspace/coverage/default/3.sram_ctrl_ram_cfg.2371614464 |
/workspace/coverage/default/3.sram_ctrl_regwen.875549399 |
/workspace/coverage/default/3.sram_ctrl_sec_cm.1348353715 |
/workspace/coverage/default/3.sram_ctrl_smoke.3869747197 |
/workspace/coverage/default/3.sram_ctrl_stress_all_with_rand_reset.2506510867 |
/workspace/coverage/default/3.sram_ctrl_stress_pipeline.4282749751 |
/workspace/coverage/default/3.sram_ctrl_throughput_w_partial_write.1933218958 |
/workspace/coverage/default/30.sram_ctrl_access_during_key_req.2384540611 |
/workspace/coverage/default/30.sram_ctrl_alert_test.498998482 |
/workspace/coverage/default/30.sram_ctrl_bijection.1900250306 |
/workspace/coverage/default/30.sram_ctrl_executable.3287861727 |
/workspace/coverage/default/30.sram_ctrl_lc_escalation.3982546025 |
/workspace/coverage/default/30.sram_ctrl_max_throughput.115951498 |
/workspace/coverage/default/30.sram_ctrl_mem_partial_access.3873341086 |
/workspace/coverage/default/30.sram_ctrl_mem_walk.2601393673 |
/workspace/coverage/default/30.sram_ctrl_multiple_keys.4280108214 |
/workspace/coverage/default/30.sram_ctrl_partial_access.3947882670 |
/workspace/coverage/default/30.sram_ctrl_partial_access_b2b.3516783984 |
/workspace/coverage/default/30.sram_ctrl_ram_cfg.3991454706 |
/workspace/coverage/default/30.sram_ctrl_regwen.2040256071 |
/workspace/coverage/default/30.sram_ctrl_smoke.3912494292 |
/workspace/coverage/default/30.sram_ctrl_stress_all_with_rand_reset.1891655623 |
/workspace/coverage/default/30.sram_ctrl_stress_pipeline.2302054743 |
/workspace/coverage/default/30.sram_ctrl_throughput_w_partial_write.2342885160 |
/workspace/coverage/default/31.sram_ctrl_access_during_key_req.1973116837 |
/workspace/coverage/default/31.sram_ctrl_alert_test.1598122348 |
/workspace/coverage/default/31.sram_ctrl_bijection.1904847167 |
/workspace/coverage/default/31.sram_ctrl_lc_escalation.1811616398 |
/workspace/coverage/default/31.sram_ctrl_max_throughput.2969913181 |
/workspace/coverage/default/31.sram_ctrl_mem_partial_access.2743038873 |
/workspace/coverage/default/31.sram_ctrl_mem_walk.1504363105 |
/workspace/coverage/default/31.sram_ctrl_multiple_keys.1575305449 |
/workspace/coverage/default/31.sram_ctrl_partial_access.4164810081 |
/workspace/coverage/default/31.sram_ctrl_partial_access_b2b.3802030626 |
/workspace/coverage/default/31.sram_ctrl_ram_cfg.2638540894 |
/workspace/coverage/default/31.sram_ctrl_regwen.1190784295 |
/workspace/coverage/default/31.sram_ctrl_smoke.3636876154 |
/workspace/coverage/default/31.sram_ctrl_stress_all.970843364 |
/workspace/coverage/default/31.sram_ctrl_stress_all_with_rand_reset.4095859915 |
/workspace/coverage/default/31.sram_ctrl_stress_pipeline.3292208617 |
/workspace/coverage/default/31.sram_ctrl_throughput_w_partial_write.735638806 |
/workspace/coverage/default/32.sram_ctrl_access_during_key_req.3532267762 |
/workspace/coverage/default/32.sram_ctrl_alert_test.4157892251 |
/workspace/coverage/default/32.sram_ctrl_bijection.925047435 |
/workspace/coverage/default/32.sram_ctrl_executable.970729611 |
/workspace/coverage/default/32.sram_ctrl_lc_escalation.2388374601 |
/workspace/coverage/default/32.sram_ctrl_max_throughput.3056375872 |
/workspace/coverage/default/32.sram_ctrl_mem_partial_access.1400316549 |
/workspace/coverage/default/32.sram_ctrl_mem_walk.3985181226 |
/workspace/coverage/default/32.sram_ctrl_multiple_keys.2505770538 |
/workspace/coverage/default/32.sram_ctrl_partial_access.2880896561 |
/workspace/coverage/default/32.sram_ctrl_partial_access_b2b.4046438041 |
/workspace/coverage/default/32.sram_ctrl_ram_cfg.986635724 |
/workspace/coverage/default/32.sram_ctrl_regwen.245274852 |
/workspace/coverage/default/32.sram_ctrl_smoke.3350705973 |
/workspace/coverage/default/32.sram_ctrl_stress_all_with_rand_reset.450405747 |
/workspace/coverage/default/32.sram_ctrl_stress_pipeline.343535169 |
/workspace/coverage/default/32.sram_ctrl_throughput_w_partial_write.3345931784 |
/workspace/coverage/default/33.sram_ctrl_access_during_key_req.953993333 |
/workspace/coverage/default/33.sram_ctrl_alert_test.2534881970 |
/workspace/coverage/default/33.sram_ctrl_bijection.2044884816 |
/workspace/coverage/default/33.sram_ctrl_executable.3909102671 |
/workspace/coverage/default/33.sram_ctrl_lc_escalation.1297052592 |
/workspace/coverage/default/33.sram_ctrl_max_throughput.1064863589 |
/workspace/coverage/default/33.sram_ctrl_mem_partial_access.884842342 |
/workspace/coverage/default/33.sram_ctrl_mem_walk.2757491101 |
/workspace/coverage/default/33.sram_ctrl_multiple_keys.3628721569 |
/workspace/coverage/default/33.sram_ctrl_partial_access.892346259 |
/workspace/coverage/default/33.sram_ctrl_partial_access_b2b.929979967 |
/workspace/coverage/default/33.sram_ctrl_ram_cfg.1051211007 |
/workspace/coverage/default/33.sram_ctrl_regwen.3967367918 |
/workspace/coverage/default/33.sram_ctrl_smoke.3499262013 |
/workspace/coverage/default/33.sram_ctrl_stress_all.115575906 |
/workspace/coverage/default/33.sram_ctrl_stress_all_with_rand_reset.1427446296 |
/workspace/coverage/default/33.sram_ctrl_stress_pipeline.146488039 |
/workspace/coverage/default/33.sram_ctrl_throughput_w_partial_write.942107631 |
/workspace/coverage/default/34.sram_ctrl_access_during_key_req.822630480 |
/workspace/coverage/default/34.sram_ctrl_alert_test.610607845 |
/workspace/coverage/default/34.sram_ctrl_bijection.1986937538 |
/workspace/coverage/default/34.sram_ctrl_executable.76201016 |
/workspace/coverage/default/34.sram_ctrl_lc_escalation.3747971159 |
/workspace/coverage/default/34.sram_ctrl_max_throughput.3706822387 |
/workspace/coverage/default/34.sram_ctrl_mem_partial_access.876516664 |
/workspace/coverage/default/34.sram_ctrl_mem_walk.1475056190 |
/workspace/coverage/default/34.sram_ctrl_multiple_keys.1194088039 |
/workspace/coverage/default/34.sram_ctrl_partial_access.1917352105 |
/workspace/coverage/default/34.sram_ctrl_partial_access_b2b.1211840690 |
/workspace/coverage/default/34.sram_ctrl_ram_cfg.3904204403 |
/workspace/coverage/default/34.sram_ctrl_regwen.2747162105 |
/workspace/coverage/default/34.sram_ctrl_smoke.224721157 |
/workspace/coverage/default/34.sram_ctrl_stress_all_with_rand_reset.478231901 |
/workspace/coverage/default/34.sram_ctrl_stress_pipeline.911813273 |
/workspace/coverage/default/34.sram_ctrl_throughput_w_partial_write.3373702850 |
/workspace/coverage/default/35.sram_ctrl_access_during_key_req.2750807602 |
/workspace/coverage/default/35.sram_ctrl_alert_test.487416593 |
/workspace/coverage/default/35.sram_ctrl_bijection.2849756393 |
/workspace/coverage/default/35.sram_ctrl_lc_escalation.793677204 |
/workspace/coverage/default/35.sram_ctrl_max_throughput.1005519739 |
/workspace/coverage/default/35.sram_ctrl_mem_partial_access.1430975630 |
/workspace/coverage/default/35.sram_ctrl_mem_walk.757355967 |
/workspace/coverage/default/35.sram_ctrl_multiple_keys.2451835190 |
/workspace/coverage/default/35.sram_ctrl_partial_access.4242894410 |
/workspace/coverage/default/35.sram_ctrl_regwen.2868349540 |
/workspace/coverage/default/35.sram_ctrl_smoke.3066908077 |
/workspace/coverage/default/35.sram_ctrl_stress_all.3128416779 |
/workspace/coverage/default/35.sram_ctrl_stress_all_with_rand_reset.1991846918 |
/workspace/coverage/default/35.sram_ctrl_stress_pipeline.1015679701 |
/workspace/coverage/default/35.sram_ctrl_throughput_w_partial_write.3025816837 |
/workspace/coverage/default/36.sram_ctrl_access_during_key_req.1797974321 |
/workspace/coverage/default/36.sram_ctrl_alert_test.3640786793 |
/workspace/coverage/default/36.sram_ctrl_bijection.158381993 |
/workspace/coverage/default/36.sram_ctrl_executable.3266468869 |
/workspace/coverage/default/36.sram_ctrl_lc_escalation.61588309 |
/workspace/coverage/default/36.sram_ctrl_max_throughput.2412184714 |
/workspace/coverage/default/36.sram_ctrl_mem_partial_access.2880478987 |
/workspace/coverage/default/36.sram_ctrl_mem_walk.2241751460 |
/workspace/coverage/default/36.sram_ctrl_multiple_keys.2100290236 |
/workspace/coverage/default/36.sram_ctrl_partial_access.240709447 |
/workspace/coverage/default/36.sram_ctrl_partial_access_b2b.3182468455 |
/workspace/coverage/default/36.sram_ctrl_ram_cfg.2247813270 |
/workspace/coverage/default/36.sram_ctrl_regwen.3860539339 |
/workspace/coverage/default/36.sram_ctrl_smoke.241035427 |
/workspace/coverage/default/36.sram_ctrl_stress_all_with_rand_reset.1286995517 |
/workspace/coverage/default/36.sram_ctrl_stress_pipeline.3315430480 |
/workspace/coverage/default/36.sram_ctrl_throughput_w_partial_write.1544240354 |
/workspace/coverage/default/37.sram_ctrl_access_during_key_req.3168409392 |
/workspace/coverage/default/37.sram_ctrl_alert_test.964112330 |
/workspace/coverage/default/37.sram_ctrl_bijection.2677046570 |
/workspace/coverage/default/37.sram_ctrl_lc_escalation.1472058959 |
/workspace/coverage/default/37.sram_ctrl_max_throughput.1571855869 |
/workspace/coverage/default/37.sram_ctrl_mem_partial_access.406999823 |
/workspace/coverage/default/37.sram_ctrl_mem_walk.3259082650 |
/workspace/coverage/default/37.sram_ctrl_multiple_keys.3680996022 |
/workspace/coverage/default/37.sram_ctrl_partial_access.3361897191 |
/workspace/coverage/default/37.sram_ctrl_partial_access_b2b.611170404 |
/workspace/coverage/default/37.sram_ctrl_ram_cfg.2488841602 |
/workspace/coverage/default/37.sram_ctrl_regwen.994793462 |
/workspace/coverage/default/37.sram_ctrl_smoke.3892288039 |
/workspace/coverage/default/37.sram_ctrl_stress_all.457801926 |
/workspace/coverage/default/37.sram_ctrl_stress_all_with_rand_reset.1733369039 |
/workspace/coverage/default/37.sram_ctrl_stress_pipeline.1821693578 |
/workspace/coverage/default/37.sram_ctrl_throughput_w_partial_write.1522681556 |
/workspace/coverage/default/38.sram_ctrl_access_during_key_req.3855895471 |
/workspace/coverage/default/38.sram_ctrl_alert_test.3082288968 |
/workspace/coverage/default/38.sram_ctrl_bijection.275212018 |
/workspace/coverage/default/38.sram_ctrl_executable.1682911927 |
/workspace/coverage/default/38.sram_ctrl_lc_escalation.1942141734 |
/workspace/coverage/default/38.sram_ctrl_max_throughput.3663802491 |
/workspace/coverage/default/38.sram_ctrl_mem_partial_access.3926696996 |
/workspace/coverage/default/38.sram_ctrl_mem_walk.1843216264 |
/workspace/coverage/default/38.sram_ctrl_multiple_keys.482863195 |
/workspace/coverage/default/38.sram_ctrl_partial_access.3718506527 |
/workspace/coverage/default/38.sram_ctrl_partial_access_b2b.983490367 |
/workspace/coverage/default/38.sram_ctrl_ram_cfg.1346252077 |
/workspace/coverage/default/38.sram_ctrl_regwen.3259203170 |
/workspace/coverage/default/38.sram_ctrl_smoke.3706238842 |
/workspace/coverage/default/38.sram_ctrl_stress_all.4261735114 |
/workspace/coverage/default/38.sram_ctrl_stress_all_with_rand_reset.3838260875 |
/workspace/coverage/default/38.sram_ctrl_stress_pipeline.3618968988 |
/workspace/coverage/default/38.sram_ctrl_throughput_w_partial_write.921058564 |
/workspace/coverage/default/39.sram_ctrl_access_during_key_req.1213526901 |
/workspace/coverage/default/39.sram_ctrl_alert_test.1685177118 |
/workspace/coverage/default/39.sram_ctrl_bijection.3059744540 |
/workspace/coverage/default/39.sram_ctrl_lc_escalation.3353489282 |
/workspace/coverage/default/39.sram_ctrl_max_throughput.4293129381 |
/workspace/coverage/default/39.sram_ctrl_mem_partial_access.473080838 |
/workspace/coverage/default/39.sram_ctrl_mem_walk.4101183786 |
/workspace/coverage/default/39.sram_ctrl_multiple_keys.2834813262 |
/workspace/coverage/default/39.sram_ctrl_partial_access.3815465991 |
/workspace/coverage/default/39.sram_ctrl_partial_access_b2b.1682757158 |
/workspace/coverage/default/39.sram_ctrl_ram_cfg.1856109131 |
/workspace/coverage/default/39.sram_ctrl_regwen.3562589327 |
/workspace/coverage/default/39.sram_ctrl_smoke.667714018 |
/workspace/coverage/default/39.sram_ctrl_stress_all_with_rand_reset.3002535808 |
/workspace/coverage/default/39.sram_ctrl_stress_pipeline.180029004 |
/workspace/coverage/default/39.sram_ctrl_throughput_w_partial_write.3513503562 |
/workspace/coverage/default/4.sram_ctrl_access_during_key_req.3900646685 |
/workspace/coverage/default/4.sram_ctrl_alert_test.3863810214 |
/workspace/coverage/default/4.sram_ctrl_bijection.2149077957 |
/workspace/coverage/default/4.sram_ctrl_lc_escalation.2170866501 |
/workspace/coverage/default/4.sram_ctrl_max_throughput.1831582549 |
/workspace/coverage/default/4.sram_ctrl_mem_partial_access.2120893363 |
/workspace/coverage/default/4.sram_ctrl_mem_walk.1701803414 |
/workspace/coverage/default/4.sram_ctrl_multiple_keys.206934336 |
/workspace/coverage/default/4.sram_ctrl_partial_access.2840418654 |
/workspace/coverage/default/4.sram_ctrl_partial_access_b2b.465055104 |
/workspace/coverage/default/4.sram_ctrl_ram_cfg.3106037236 |
/workspace/coverage/default/4.sram_ctrl_regwen.438158277 |
/workspace/coverage/default/4.sram_ctrl_sec_cm.503165873 |
/workspace/coverage/default/4.sram_ctrl_smoke.3512340712 |
/workspace/coverage/default/4.sram_ctrl_stress_all_with_rand_reset.1900518298 |
/workspace/coverage/default/4.sram_ctrl_stress_pipeline.2606073661 |
/workspace/coverage/default/4.sram_ctrl_throughput_w_partial_write.2168346611 |
/workspace/coverage/default/40.sram_ctrl_alert_test.1603253224 |
/workspace/coverage/default/40.sram_ctrl_bijection.3401884626 |
/workspace/coverage/default/40.sram_ctrl_lc_escalation.3632939949 |
/workspace/coverage/default/40.sram_ctrl_max_throughput.124278281 |
/workspace/coverage/default/40.sram_ctrl_mem_partial_access.977221495 |
/workspace/coverage/default/40.sram_ctrl_mem_walk.2211328058 |
/workspace/coverage/default/40.sram_ctrl_multiple_keys.1351625674 |
/workspace/coverage/default/40.sram_ctrl_partial_access.1462826980 |
/workspace/coverage/default/40.sram_ctrl_partial_access_b2b.333996389 |
/workspace/coverage/default/40.sram_ctrl_ram_cfg.1013049416 |
/workspace/coverage/default/40.sram_ctrl_regwen.1360299900 |
/workspace/coverage/default/40.sram_ctrl_smoke.3165973487 |
/workspace/coverage/default/40.sram_ctrl_stress_all.2674071741 |
/workspace/coverage/default/40.sram_ctrl_stress_all_with_rand_reset.3127244427 |
/workspace/coverage/default/40.sram_ctrl_stress_pipeline.2247188924 |
/workspace/coverage/default/40.sram_ctrl_throughput_w_partial_write.820647151 |
/workspace/coverage/default/41.sram_ctrl_access_during_key_req.963053031 |
/workspace/coverage/default/41.sram_ctrl_alert_test.427920649 |
/workspace/coverage/default/41.sram_ctrl_bijection.1767095719 |
/workspace/coverage/default/41.sram_ctrl_executable.2231641156 |
/workspace/coverage/default/41.sram_ctrl_lc_escalation.2554435503 |
/workspace/coverage/default/41.sram_ctrl_max_throughput.2445758295 |
/workspace/coverage/default/41.sram_ctrl_mem_partial_access.1131397518 |
/workspace/coverage/default/41.sram_ctrl_mem_walk.4144654894 |
/workspace/coverage/default/41.sram_ctrl_multiple_keys.367016410 |
/workspace/coverage/default/41.sram_ctrl_partial_access.542967556 |
/workspace/coverage/default/41.sram_ctrl_partial_access_b2b.2881881976 |
/workspace/coverage/default/41.sram_ctrl_ram_cfg.341276297 |
/workspace/coverage/default/41.sram_ctrl_regwen.1589500417 |
/workspace/coverage/default/41.sram_ctrl_smoke.1952405577 |
/workspace/coverage/default/41.sram_ctrl_stress_all.2740249739 |
/workspace/coverage/default/41.sram_ctrl_stress_all_with_rand_reset.2130402420 |
/workspace/coverage/default/41.sram_ctrl_stress_pipeline.3209740413 |
/workspace/coverage/default/41.sram_ctrl_throughput_w_partial_write.918959458 |
/workspace/coverage/default/42.sram_ctrl_access_during_key_req.1133086586 |
/workspace/coverage/default/42.sram_ctrl_alert_test.3850795021 |
/workspace/coverage/default/42.sram_ctrl_bijection.2860864931 |
/workspace/coverage/default/42.sram_ctrl_lc_escalation.4257461343 |
/workspace/coverage/default/42.sram_ctrl_max_throughput.851940320 |
/workspace/coverage/default/42.sram_ctrl_mem_partial_access.2534877317 |
/workspace/coverage/default/42.sram_ctrl_mem_walk.3951677512 |
/workspace/coverage/default/42.sram_ctrl_multiple_keys.1784747987 |
/workspace/coverage/default/42.sram_ctrl_partial_access.644133126 |
/workspace/coverage/default/42.sram_ctrl_partial_access_b2b.280637215 |
/workspace/coverage/default/42.sram_ctrl_ram_cfg.442374752 |
/workspace/coverage/default/42.sram_ctrl_regwen.1324724 |
/workspace/coverage/default/42.sram_ctrl_smoke.1937032056 |
/workspace/coverage/default/42.sram_ctrl_stress_all.1811760411 |
/workspace/coverage/default/42.sram_ctrl_stress_all_with_rand_reset.74879462 |
/workspace/coverage/default/42.sram_ctrl_stress_pipeline.1195138448 |
/workspace/coverage/default/42.sram_ctrl_throughput_w_partial_write.1429588826 |
/workspace/coverage/default/43.sram_ctrl_access_during_key_req.550183620 |
/workspace/coverage/default/43.sram_ctrl_alert_test.3127291959 |
/workspace/coverage/default/43.sram_ctrl_bijection.1428203146 |
/workspace/coverage/default/43.sram_ctrl_executable.3408367335 |
/workspace/coverage/default/43.sram_ctrl_max_throughput.1516931839 |
/workspace/coverage/default/43.sram_ctrl_mem_partial_access.4255112685 |
/workspace/coverage/default/43.sram_ctrl_mem_walk.3946309661 |
/workspace/coverage/default/43.sram_ctrl_multiple_keys.2935076136 |
/workspace/coverage/default/43.sram_ctrl_partial_access.3207042066 |
/workspace/coverage/default/43.sram_ctrl_partial_access_b2b.1265892320 |
/workspace/coverage/default/43.sram_ctrl_ram_cfg.183397795 |
/workspace/coverage/default/43.sram_ctrl_regwen.480332640 |
/workspace/coverage/default/43.sram_ctrl_smoke.3890084122 |
/workspace/coverage/default/43.sram_ctrl_stress_all.796965116 |
/workspace/coverage/default/43.sram_ctrl_stress_all_with_rand_reset.3958939290 |
/workspace/coverage/default/43.sram_ctrl_stress_pipeline.3718296811 |
/workspace/coverage/default/43.sram_ctrl_throughput_w_partial_write.3771306828 |
/workspace/coverage/default/44.sram_ctrl_access_during_key_req.467791474 |
/workspace/coverage/default/44.sram_ctrl_alert_test.3821675488 |
/workspace/coverage/default/44.sram_ctrl_bijection.358601418 |
/workspace/coverage/default/44.sram_ctrl_executable.2394457923 |
/workspace/coverage/default/44.sram_ctrl_lc_escalation.2093607178 |
/workspace/coverage/default/44.sram_ctrl_max_throughput.3410013893 |
/workspace/coverage/default/44.sram_ctrl_mem_partial_access.581894995 |
/workspace/coverage/default/44.sram_ctrl_mem_walk.1345584792 |
/workspace/coverage/default/44.sram_ctrl_multiple_keys.3167169642 |
/workspace/coverage/default/44.sram_ctrl_partial_access.2827403398 |
/workspace/coverage/default/44.sram_ctrl_partial_access_b2b.3832285626 |
/workspace/coverage/default/44.sram_ctrl_ram_cfg.1972446007 |
/workspace/coverage/default/44.sram_ctrl_regwen.4011127353 |
/workspace/coverage/default/44.sram_ctrl_smoke.215462286 |
/workspace/coverage/default/44.sram_ctrl_stress_all.3710256389 |
/workspace/coverage/default/44.sram_ctrl_stress_all_with_rand_reset.1708140935 |
/workspace/coverage/default/44.sram_ctrl_stress_pipeline.3872184663 |
/workspace/coverage/default/44.sram_ctrl_throughput_w_partial_write.367892041 |
/workspace/coverage/default/45.sram_ctrl_access_during_key_req.2849211753 |
/workspace/coverage/default/45.sram_ctrl_alert_test.3025004569 |
/workspace/coverage/default/45.sram_ctrl_bijection.1006529361 |
/workspace/coverage/default/45.sram_ctrl_lc_escalation.3243583384 |
/workspace/coverage/default/45.sram_ctrl_max_throughput.1563067351 |
/workspace/coverage/default/45.sram_ctrl_mem_partial_access.3383849357 |
/workspace/coverage/default/45.sram_ctrl_mem_walk.531692547 |
/workspace/coverage/default/45.sram_ctrl_multiple_keys.3202616636 |
/workspace/coverage/default/45.sram_ctrl_partial_access.1011827677 |
/workspace/coverage/default/45.sram_ctrl_partial_access_b2b.3861887194 |
/workspace/coverage/default/45.sram_ctrl_ram_cfg.3505045423 |
/workspace/coverage/default/45.sram_ctrl_regwen.2346970148 |
/workspace/coverage/default/45.sram_ctrl_smoke.14346937 |
/workspace/coverage/default/45.sram_ctrl_stress_all.945622423 |
/workspace/coverage/default/45.sram_ctrl_stress_all_with_rand_reset.2300561544 |
/workspace/coverage/default/45.sram_ctrl_stress_pipeline.1527530463 |
/workspace/coverage/default/45.sram_ctrl_throughput_w_partial_write.403483479 |
/workspace/coverage/default/46.sram_ctrl_access_during_key_req.1304179850 |
/workspace/coverage/default/46.sram_ctrl_alert_test.1622056168 |
/workspace/coverage/default/46.sram_ctrl_bijection.122020114 |
/workspace/coverage/default/46.sram_ctrl_executable.3819479441 |
/workspace/coverage/default/46.sram_ctrl_lc_escalation.3908513687 |
/workspace/coverage/default/46.sram_ctrl_max_throughput.3482668060 |
/workspace/coverage/default/46.sram_ctrl_mem_partial_access.2246777713 |
/workspace/coverage/default/46.sram_ctrl_mem_walk.317392866 |
/workspace/coverage/default/46.sram_ctrl_multiple_keys.1153863586 |
/workspace/coverage/default/46.sram_ctrl_partial_access.949447637 |
/workspace/coverage/default/46.sram_ctrl_partial_access_b2b.3414750267 |
/workspace/coverage/default/46.sram_ctrl_ram_cfg.2262436337 |
/workspace/coverage/default/46.sram_ctrl_regwen.3919430472 |
/workspace/coverage/default/46.sram_ctrl_smoke.2635342228 |
/workspace/coverage/default/46.sram_ctrl_stress_all.193755914 |
/workspace/coverage/default/46.sram_ctrl_stress_all_with_rand_reset.2809483824 |
/workspace/coverage/default/46.sram_ctrl_stress_pipeline.1844082327 |
/workspace/coverage/default/46.sram_ctrl_throughput_w_partial_write.3889269769 |
/workspace/coverage/default/47.sram_ctrl_access_during_key_req.2158088315 |
/workspace/coverage/default/47.sram_ctrl_alert_test.1434910022 |
/workspace/coverage/default/47.sram_ctrl_bijection.2226315149 |
/workspace/coverage/default/47.sram_ctrl_executable.2511083488 |
/workspace/coverage/default/47.sram_ctrl_lc_escalation.2299945552 |
/workspace/coverage/default/47.sram_ctrl_max_throughput.2545964336 |
/workspace/coverage/default/47.sram_ctrl_mem_partial_access.1693771186 |
/workspace/coverage/default/47.sram_ctrl_mem_walk.1569532082 |
/workspace/coverage/default/47.sram_ctrl_multiple_keys.3842887278 |
/workspace/coverage/default/47.sram_ctrl_partial_access.2828111834 |
/workspace/coverage/default/47.sram_ctrl_partial_access_b2b.4219178917 |
/workspace/coverage/default/47.sram_ctrl_ram_cfg.1406079931 |
/workspace/coverage/default/47.sram_ctrl_regwen.3088151557 |
/workspace/coverage/default/47.sram_ctrl_smoke.2277045401 |
/workspace/coverage/default/47.sram_ctrl_stress_all.1506576150 |
/workspace/coverage/default/47.sram_ctrl_stress_all_with_rand_reset.1805905072 |
/workspace/coverage/default/47.sram_ctrl_stress_pipeline.2211464256 |
/workspace/coverage/default/47.sram_ctrl_throughput_w_partial_write.734790372 |
/workspace/coverage/default/48.sram_ctrl_access_during_key_req.1620490964 |
/workspace/coverage/default/48.sram_ctrl_alert_test.2405579711 |
/workspace/coverage/default/48.sram_ctrl_bijection.3720305841 |
/workspace/coverage/default/48.sram_ctrl_lc_escalation.1972524500 |
/workspace/coverage/default/48.sram_ctrl_max_throughput.1660975556 |
/workspace/coverage/default/48.sram_ctrl_mem_partial_access.1100651521 |
/workspace/coverage/default/48.sram_ctrl_mem_walk.2548851329 |
/workspace/coverage/default/48.sram_ctrl_multiple_keys.2121929640 |
/workspace/coverage/default/48.sram_ctrl_partial_access.3352206748 |
/workspace/coverage/default/48.sram_ctrl_partial_access_b2b.1139394851 |
/workspace/coverage/default/48.sram_ctrl_ram_cfg.1442123500 |
/workspace/coverage/default/48.sram_ctrl_regwen.1091047074 |
/workspace/coverage/default/48.sram_ctrl_smoke.1064280331 |
/workspace/coverage/default/48.sram_ctrl_stress_all.2303582753 |
/workspace/coverage/default/48.sram_ctrl_stress_all_with_rand_reset.3788420113 |
/workspace/coverage/default/48.sram_ctrl_stress_pipeline.3672176220 |
/workspace/coverage/default/48.sram_ctrl_throughput_w_partial_write.3134986668 |
/workspace/coverage/default/49.sram_ctrl_access_during_key_req.861584554 |
/workspace/coverage/default/49.sram_ctrl_alert_test.341917970 |
/workspace/coverage/default/49.sram_ctrl_bijection.3507143604 |
/workspace/coverage/default/49.sram_ctrl_lc_escalation.2782614314 |
/workspace/coverage/default/49.sram_ctrl_max_throughput.176218391 |
/workspace/coverage/default/49.sram_ctrl_mem_partial_access.1941044632 |
/workspace/coverage/default/49.sram_ctrl_mem_walk.2723611674 |
/workspace/coverage/default/49.sram_ctrl_multiple_keys.733896062 |
/workspace/coverage/default/49.sram_ctrl_partial_access_b2b.3555932304 |
/workspace/coverage/default/49.sram_ctrl_ram_cfg.4260865991 |
/workspace/coverage/default/49.sram_ctrl_regwen.393345629 |
/workspace/coverage/default/49.sram_ctrl_smoke.1773531514 |
/workspace/coverage/default/49.sram_ctrl_stress_all_with_rand_reset.3573075270 |
/workspace/coverage/default/49.sram_ctrl_stress_pipeline.4033978004 |
/workspace/coverage/default/49.sram_ctrl_throughput_w_partial_write.1419464741 |
/workspace/coverage/default/5.sram_ctrl_access_during_key_req.1490868383 |
/workspace/coverage/default/5.sram_ctrl_alert_test.2558579483 |
/workspace/coverage/default/5.sram_ctrl_bijection.84417534 |
/workspace/coverage/default/5.sram_ctrl_executable.3696582309 |
/workspace/coverage/default/5.sram_ctrl_max_throughput.2920036066 |
/workspace/coverage/default/5.sram_ctrl_mem_partial_access.1950189158 |
/workspace/coverage/default/5.sram_ctrl_mem_walk.3420299135 |
/workspace/coverage/default/5.sram_ctrl_multiple_keys.3968506516 |
/workspace/coverage/default/5.sram_ctrl_partial_access.3647838135 |
/workspace/coverage/default/5.sram_ctrl_partial_access_b2b.882659660 |
/workspace/coverage/default/5.sram_ctrl_ram_cfg.4155242952 |
/workspace/coverage/default/5.sram_ctrl_regwen.3084280093 |
/workspace/coverage/default/5.sram_ctrl_smoke.3013489854 |
/workspace/coverage/default/5.sram_ctrl_stress_all.3845850762 |
/workspace/coverage/default/5.sram_ctrl_stress_all_with_rand_reset.2815110372 |
/workspace/coverage/default/5.sram_ctrl_stress_pipeline.90645354 |
/workspace/coverage/default/5.sram_ctrl_throughput_w_partial_write.3923129835 |
/workspace/coverage/default/6.sram_ctrl_access_during_key_req.4149597946 |
/workspace/coverage/default/6.sram_ctrl_alert_test.3423001040 |
/workspace/coverage/default/6.sram_ctrl_bijection.2885835527 |
/workspace/coverage/default/6.sram_ctrl_lc_escalation.1606132382 |
/workspace/coverage/default/6.sram_ctrl_max_throughput.165505246 |
/workspace/coverage/default/6.sram_ctrl_mem_partial_access.437055613 |
/workspace/coverage/default/6.sram_ctrl_mem_walk.497966319 |
/workspace/coverage/default/6.sram_ctrl_multiple_keys.476793060 |
/workspace/coverage/default/6.sram_ctrl_partial_access.1798887568 |
/workspace/coverage/default/6.sram_ctrl_partial_access_b2b.4093581103 |
/workspace/coverage/default/6.sram_ctrl_ram_cfg.859683025 |
/workspace/coverage/default/6.sram_ctrl_regwen.3675508093 |
/workspace/coverage/default/6.sram_ctrl_smoke.281653079 |
/workspace/coverage/default/6.sram_ctrl_stress_all.2541285109 |
/workspace/coverage/default/6.sram_ctrl_stress_all_with_rand_reset.1817300174 |
/workspace/coverage/default/6.sram_ctrl_stress_pipeline.909506021 |
/workspace/coverage/default/6.sram_ctrl_throughput_w_partial_write.3464220974 |
/workspace/coverage/default/7.sram_ctrl_access_during_key_req.3856665753 |
/workspace/coverage/default/7.sram_ctrl_alert_test.3103211606 |
/workspace/coverage/default/7.sram_ctrl_bijection.289617284 |
/workspace/coverage/default/7.sram_ctrl_executable.2999155112 |
/workspace/coverage/default/7.sram_ctrl_lc_escalation.1710339370 |
/workspace/coverage/default/7.sram_ctrl_max_throughput.152535662 |
/workspace/coverage/default/7.sram_ctrl_mem_partial_access.2925038900 |
/workspace/coverage/default/7.sram_ctrl_mem_walk.147550630 |
/workspace/coverage/default/7.sram_ctrl_multiple_keys.2716166764 |
/workspace/coverage/default/7.sram_ctrl_partial_access.2062625568 |
/workspace/coverage/default/7.sram_ctrl_partial_access_b2b.2838364700 |
/workspace/coverage/default/7.sram_ctrl_ram_cfg.450710 |
/workspace/coverage/default/7.sram_ctrl_regwen.2097545061 |
/workspace/coverage/default/7.sram_ctrl_smoke.3034024976 |
/workspace/coverage/default/7.sram_ctrl_stress_all_with_rand_reset.867717932 |
/workspace/coverage/default/7.sram_ctrl_stress_pipeline.3677990895 |
/workspace/coverage/default/7.sram_ctrl_throughput_w_partial_write.1391904445 |
/workspace/coverage/default/8.sram_ctrl_access_during_key_req.2533223973 |
/workspace/coverage/default/8.sram_ctrl_alert_test.3065071507 |
/workspace/coverage/default/8.sram_ctrl_executable.369749155 |
/workspace/coverage/default/8.sram_ctrl_lc_escalation.1124618521 |
/workspace/coverage/default/8.sram_ctrl_max_throughput.2789498180 |
/workspace/coverage/default/8.sram_ctrl_mem_partial_access.1263927971 |
/workspace/coverage/default/8.sram_ctrl_mem_walk.2389925069 |
/workspace/coverage/default/8.sram_ctrl_multiple_keys.3998034928 |
/workspace/coverage/default/8.sram_ctrl_partial_access.2028198178 |
/workspace/coverage/default/8.sram_ctrl_partial_access_b2b.2148383801 |
/workspace/coverage/default/8.sram_ctrl_ram_cfg.871880664 |
/workspace/coverage/default/8.sram_ctrl_regwen.2603275433 |
/workspace/coverage/default/8.sram_ctrl_smoke.2450029165 |
/workspace/coverage/default/8.sram_ctrl_stress_all_with_rand_reset.1243848644 |
/workspace/coverage/default/8.sram_ctrl_stress_pipeline.2796659135 |
/workspace/coverage/default/8.sram_ctrl_throughput_w_partial_write.1727456277 |
/workspace/coverage/default/9.sram_ctrl_access_during_key_req.894905162 |
/workspace/coverage/default/9.sram_ctrl_alert_test.4014828123 |
/workspace/coverage/default/9.sram_ctrl_bijection.4190056694 |
/workspace/coverage/default/9.sram_ctrl_executable.1891488166 |
/workspace/coverage/default/9.sram_ctrl_max_throughput.2539247197 |
/workspace/coverage/default/9.sram_ctrl_mem_partial_access.2400337442 |
/workspace/coverage/default/9.sram_ctrl_mem_walk.1863568939 |
/workspace/coverage/default/9.sram_ctrl_multiple_keys.2922585234 |
/workspace/coverage/default/9.sram_ctrl_partial_access.1933678084 |
/workspace/coverage/default/9.sram_ctrl_partial_access_b2b.43021694 |
/workspace/coverage/default/9.sram_ctrl_ram_cfg.1287128638 |
/workspace/coverage/default/9.sram_ctrl_regwen.2070665340 |
/workspace/coverage/default/9.sram_ctrl_smoke.1048084258 |
/workspace/coverage/default/9.sram_ctrl_stress_all_with_rand_reset.4119543601 |
/workspace/coverage/default/9.sram_ctrl_stress_pipeline.1753464877 |
/workspace/coverage/default/9.sram_ctrl_throughput_w_partial_write.3646182846 |
TEST NO | TEST LOCATION | TEST NAME | STATUS | STARTED | FINISHED | SIMULATION TIME |
T1 |
/workspace/coverage/default/45.sram_ctrl_throughput_w_partial_write.403483479 |
|
|
Jan 14 02:32:41 PM PST 24 |
Jan 14 02:33:18 PM PST 24 |
722780723 ps |
T2 |
/workspace/coverage/default/22.sram_ctrl_access_during_key_req.1537484742 |
|
|
Jan 14 02:23:07 PM PST 24 |
Jan 14 02:35:59 PM PST 24 |
7743184691 ps |
T3 |
/workspace/coverage/default/5.sram_ctrl_lc_escalation.3053582893 |
|
|
Jan 14 02:15:02 PM PST 24 |
Jan 14 02:16:12 PM PST 24 |
2648856082 ps |
T4 |
/workspace/coverage/default/43.sram_ctrl_multiple_keys.2935076136 |
|
|
Jan 14 02:31:51 PM PST 24 |
Jan 14 02:52:25 PM PST 24 |
24040038888 ps |
T5 |
/workspace/coverage/default/48.sram_ctrl_partial_access.3352206748 |
|
|
Jan 14 02:33:33 PM PST 24 |
Jan 14 02:33:57 PM PST 24 |
5100886109 ps |
T8 |
/workspace/coverage/default/15.sram_ctrl_max_throughput.632236259 |
|
|
Jan 14 02:19:40 PM PST 24 |
Jan 14 02:22:23 PM PST 24 |
3455815680 ps |
T9 |
/workspace/coverage/default/33.sram_ctrl_smoke.3499262013 |
|
|
Jan 14 02:27:55 PM PST 24 |
Jan 14 02:28:25 PM PST 24 |
568786695 ps |
T10 |
/workspace/coverage/default/14.sram_ctrl_bijection.1446678158 |
|
|
Jan 14 02:19:02 PM PST 24 |
Jan 14 02:53:17 PM PST 24 |
30090723470 ps |
T11 |
/workspace/coverage/default/17.sram_ctrl_smoke.4249477139 |
|
|
Jan 14 02:20:31 PM PST 24 |
Jan 14 02:21:08 PM PST 24 |
847547378 ps |
T12 |
/workspace/coverage/default/18.sram_ctrl_bijection.1568831336 |
|
|
Jan 14 02:21:01 PM PST 24 |
Jan 14 02:29:43 PM PST 24 |
24237161072 ps |
T15 |
/workspace/coverage/default/21.sram_ctrl_access_during_key_req.3342593836 |
|
|
Jan 14 02:22:44 PM PST 24 |
Jan 14 02:31:04 PM PST 24 |
35641414993 ps |
T14 |
/workspace/coverage/default/11.sram_ctrl_mem_walk.3581037346 |
|
|
Jan 14 02:17:59 PM PST 24 |
Jan 14 02:20:35 PM PST 24 |
21522295566 ps |
T30 |
/workspace/coverage/default/35.sram_ctrl_ram_cfg.1561155154 |
|
|
Jan 14 02:28:53 PM PST 24 |
Jan 14 02:29:01 PM PST 24 |
363937350 ps |
T6 |
/workspace/coverage/default/17.sram_ctrl_lc_escalation.2139390545 |
|
|
Jan 14 02:20:36 PM PST 24 |
Jan 14 02:22:48 PM PST 24 |
10062814656 ps |
T108 |
/workspace/coverage/default/21.sram_ctrl_bijection.2938746146 |
|
|
Jan 14 02:22:28 PM PST 24 |
Jan 14 02:55:14 PM PST 24 |
101772601016 ps |
T7 |
/workspace/coverage/default/33.sram_ctrl_lc_escalation.1297052592 |
|
|
Jan 14 02:28:02 PM PST 24 |
Jan 14 02:29:15 PM PST 24 |
34523174298 ps |
T104 |
/workspace/coverage/default/47.sram_ctrl_smoke.2277045401 |
|
|
Jan 14 02:33:27 PM PST 24 |
Jan 14 02:33:48 PM PST 24 |
873779482 ps |
T20 |
/workspace/coverage/default/33.sram_ctrl_alert_test.2534881970 |
|
|
Jan 14 02:28:14 PM PST 24 |
Jan 14 02:28:15 PM PST 24 |
133338811 ps |
T134 |
/workspace/coverage/default/49.sram_ctrl_bijection.3507143604 |
|
|
Jan 14 02:33:57 PM PST 24 |
Jan 14 02:43:27 PM PST 24 |
16741834380 ps |
T77 |
/workspace/coverage/default/29.sram_ctrl_smoke.1697702654 |
|
|
Jan 14 02:26:04 PM PST 24 |
Jan 14 02:26:39 PM PST 24 |
3737748323 ps |
T48 |
/workspace/coverage/default/15.sram_ctrl_partial_access_b2b.1176223251 |
|
|
Jan 14 02:19:39 PM PST 24 |
Jan 14 02:24:36 PM PST 24 |
11185390530 ps |
T96 |
/workspace/coverage/default/33.sram_ctrl_throughput_w_partial_write.942107631 |
|
|
Jan 14 02:28:00 PM PST 24 |
Jan 14 02:30:17 PM PST 24 |
1610302594 ps |
T16 |
/workspace/coverage/default/23.sram_ctrl_regwen.3529540633 |
|
|
Jan 14 02:23:42 PM PST 24 |
Jan 14 02:34:29 PM PST 24 |
20570274289 ps |
T19 |
/workspace/coverage/default/40.sram_ctrl_access_during_key_req.2011862354 |
|
|
Jan 14 02:30:47 PM PST 24 |
Jan 14 02:41:51 PM PST 24 |
5498997844 ps |
T78 |
/workspace/coverage/default/9.sram_ctrl_access_during_key_req.894905162 |
|
|
Jan 14 02:16:49 PM PST 24 |
Jan 14 02:20:10 PM PST 24 |
3500864521 ps |
T49 |
/workspace/coverage/default/43.sram_ctrl_stress_pipeline.3718296811 |
|
|
Jan 14 02:31:52 PM PST 24 |
Jan 14 02:36:48 PM PST 24 |
3737953537 ps |
T97 |
/workspace/coverage/default/3.sram_ctrl_mem_walk.374447641 |
|
|
Jan 14 02:13:38 PM PST 24 |
Jan 14 02:16:10 PM PST 24 |
7845610277 ps |
T98 |
/workspace/coverage/default/25.sram_ctrl_partial_access_b2b.3394839451 |
|
|
Jan 14 02:24:24 PM PST 24 |
Jan 14 02:34:22 PM PST 24 |
88962604378 ps |
T99 |
/workspace/coverage/default/47.sram_ctrl_mem_walk.1569532082 |
|
|
Jan 14 02:33:28 PM PST 24 |
Jan 14 02:36:05 PM PST 24 |
10756155847 ps |
T100 |
/workspace/coverage/default/7.sram_ctrl_mem_walk.147550630 |
|
|
Jan 14 02:16:12 PM PST 24 |
Jan 14 02:19:03 PM PST 24 |
21496439363 ps |
T79 |
/workspace/coverage/default/49.sram_ctrl_access_during_key_req.861584554 |
|
|
Jan 14 02:33:56 PM PST 24 |
Jan 14 02:42:05 PM PST 24 |
15274271251 ps |
T135 |
/workspace/coverage/default/25.sram_ctrl_smoke.2980864128 |
|
|
Jan 14 02:24:14 PM PST 24 |
Jan 14 02:24:28 PM PST 24 |
823355619 ps |
T80 |
/workspace/coverage/default/3.sram_ctrl_access_during_key_req.3221446807 |
|
|
Jan 14 02:13:39 PM PST 24 |
Jan 14 02:14:02 PM PST 24 |
1725870198 ps |
T37 |
/workspace/coverage/default/41.sram_ctrl_ram_cfg.341276297 |
|
|
Jan 14 02:31:16 PM PST 24 |
Jan 14 02:31:30 PM PST 24 |
343687255 ps |
T23 |
/workspace/coverage/default/1.sram_ctrl_sec_cm.3415723275 |
|
|
Jan 14 02:12:33 PM PST 24 |
Jan 14 02:12:37 PM PST 24 |
219853044 ps |
T41 |
/workspace/coverage/default/4.sram_ctrl_max_throughput.1831582549 |
|
|
Jan 14 02:14:02 PM PST 24 |
Jan 14 02:16:40 PM PST 24 |
3039298942 ps |
T42 |
/workspace/coverage/default/36.sram_ctrl_mem_partial_access.2880478987 |
|
|
Jan 14 02:29:14 PM PST 24 |
Jan 14 02:30:30 PM PST 24 |
3955266085 ps |
T17 |
/workspace/coverage/default/38.sram_ctrl_stress_all.4261735114 |
|
|
Jan 14 02:30:18 PM PST 24 |
Jan 14 04:29:43 PM PST 24 |
222055034440 ps |
T43 |
/workspace/coverage/default/7.sram_ctrl_access_during_key_req.3856665753 |
|
|
Jan 14 02:16:02 PM PST 24 |
Jan 14 02:24:49 PM PST 24 |
3170260889 ps |
T44 |
/workspace/coverage/default/5.sram_ctrl_smoke.3013489854 |
|
|
Jan 14 02:14:33 PM PST 24 |
Jan 14 02:14:46 PM PST 24 |
1357511813 ps |
T13 |
/workspace/coverage/default/35.sram_ctrl_mem_partial_access.1430975630 |
|
|
Jan 14 02:28:52 PM PST 24 |
Jan 14 02:30:14 PM PST 24 |
5043897437 ps |
T38 |
/workspace/coverage/default/40.sram_ctrl_ram_cfg.1013049416 |
|
|
Jan 14 02:31:06 PM PST 24 |
Jan 14 02:31:21 PM PST 24 |
373285634 ps |
T136 |
/workspace/coverage/default/34.sram_ctrl_throughput_w_partial_write.3373702850 |
|
|
Jan 14 02:28:19 PM PST 24 |
Jan 14 02:29:25 PM PST 24 |
2939729949 ps |
T87 |
/workspace/coverage/default/12.sram_ctrl_mem_partial_access.947461713 |
|
|
Jan 14 02:18:22 PM PST 24 |
Jan 14 02:20:35 PM PST 24 |
1665826125 ps |
T102 |
/workspace/coverage/default/35.sram_ctrl_partial_access_b2b.3390333458 |
|
|
Jan 14 02:28:51 PM PST 24 |
Jan 14 02:31:56 PM PST 24 |
7788686649 ps |
T103 |
/workspace/coverage/default/38.sram_ctrl_stress_pipeline.3618968988 |
|
|
Jan 14 02:30:04 PM PST 24 |
Jan 14 02:35:19 PM PST 24 |
6679319401 ps |
T18 |
/workspace/coverage/default/19.sram_ctrl_regwen.2643670549 |
|
|
Jan 14 02:21:48 PM PST 24 |
Jan 14 02:41:47 PM PST 24 |
83021219453 ps |
T24 |
/workspace/coverage/default/0.sram_ctrl_sec_cm.4174901337 |
|
|
Jan 14 02:11:53 PM PST 24 |
Jan 14 02:11:56 PM PST 24 |
340747980 ps |
T45 |
/workspace/coverage/default/24.sram_ctrl_partial_access_b2b.1250388730 |
|
|
Jan 14 02:23:58 PM PST 24 |
Jan 14 02:29:07 PM PST 24 |
12069013158 ps |
T46 |
/workspace/coverage/default/21.sram_ctrl_stress_pipeline.1383105448 |
|
|
Jan 14 02:22:36 PM PST 24 |
Jan 14 02:28:06 PM PST 24 |
70968299113 ps |
T47 |
/workspace/coverage/default/2.sram_ctrl_mem_partial_access.1625472878 |
|
|
Jan 14 02:13:05 PM PST 24 |
Jan 14 02:15:45 PM PST 24 |
9567787639 ps |
T137 |
/workspace/coverage/default/27.sram_ctrl_ram_cfg.1974519049 |
|
|
Jan 14 02:25:26 PM PST 24 |
Jan 14 02:25:33 PM PST 24 |
1406729428 ps |
T26 |
/workspace/coverage/default/4.sram_ctrl_lc_escalation.2170866501 |
|
|
Jan 14 02:14:02 PM PST 24 |
Jan 14 02:17:35 PM PST 24 |
22385755594 ps |
T138 |
/workspace/coverage/default/14.sram_ctrl_partial_access_b2b.3081486941 |
|
|
Jan 14 02:19:01 PM PST 24 |
Jan 14 02:23:16 PM PST 24 |
20251313104 ps |
T139 |
/workspace/coverage/default/1.sram_ctrl_ram_cfg.2255410620 |
|
|
Jan 14 02:12:20 PM PST 24 |
Jan 14 02:12:34 PM PST 24 |
661195685 ps |
T51 |
/workspace/coverage/cover_reg_top/13.sram_ctrl_passthru_mem_tl_intg_err.3974055032 |
|
|
Jan 14 01:14:54 PM PST 24 |
Jan 14 01:19:27 PM PST 24 |
15088892754 ps |
T52 |
/workspace/coverage/cover_reg_top/6.sram_ctrl_csr_rw.3333705257 |
|
|
Jan 14 01:14:49 PM PST 24 |
Jan 14 01:14:52 PM PST 24 |
43213371 ps |
T31 |
/workspace/coverage/cover_reg_top/3.sram_ctrl_tl_intg_err.2057935949 |
|
|
Jan 14 01:15:00 PM PST 24 |
Jan 14 01:15:08 PM PST 24 |
170752961 ps |
T73 |
/workspace/coverage/cover_reg_top/2.sram_ctrl_passthru_mem_tl_intg_err.2324636124 |
|
|
Jan 14 01:14:53 PM PST 24 |
Jan 14 01:16:44 PM PST 24 |
15646859267 ps |
T101 |
/workspace/coverage/cover_reg_top/3.sram_ctrl_passthru_mem_tl_intg_err.1074675232 |
|
|
Jan 14 01:15:02 PM PST 24 |
Jan 14 01:17:09 PM PST 24 |
24322445716 ps |
T34 |
/workspace/coverage/cover_reg_top/7.sram_ctrl_tl_errors.646152138 |
|
|
Jan 14 01:14:59 PM PST 24 |
Jan 14 01:15:08 PM PST 24 |
220565797 ps |
T62 |
/workspace/coverage/cover_reg_top/4.sram_ctrl_csr_bit_bash.2295404931 |
|
|
Jan 14 01:15:05 PM PST 24 |
Jan 14 01:15:13 PM PST 24 |
139255834 ps |
T32 |
/workspace/coverage/cover_reg_top/7.sram_ctrl_csr_mem_rw_with_rand_reset.2178028759 |
|
|
Jan 14 01:14:50 PM PST 24 |
Jan 14 01:14:56 PM PST 24 |
1305969316 ps |
T63 |
/workspace/coverage/cover_reg_top/11.sram_ctrl_passthru_mem_tl_intg_err.1556975922 |
|
|
Jan 14 01:15:03 PM PST 24 |
Jan 14 01:17:11 PM PST 24 |
14406720278 ps |
T64 |
/workspace/coverage/cover_reg_top/3.sram_ctrl_csr_bit_bash.2181085714 |
|
|
Jan 14 01:14:59 PM PST 24 |
Jan 14 01:15:07 PM PST 24 |
56386628 ps |
T65 |
/workspace/coverage/cover_reg_top/15.sram_ctrl_same_csr_outstanding.93280528 |
|
|
Jan 14 01:15:11 PM PST 24 |
Jan 14 01:15:15 PM PST 24 |
170968124 ps |
T33 |
/workspace/coverage/cover_reg_top/10.sram_ctrl_csr_mem_rw_with_rand_reset.318494903 |
|
|
Jan 14 01:14:58 PM PST 24 |
Jan 14 01:15:19 PM PST 24 |
369623085 ps |
T66 |
/workspace/coverage/cover_reg_top/14.sram_ctrl_csr_rw.923806636 |
|
|
Jan 14 01:15:01 PM PST 24 |
Jan 14 01:15:07 PM PST 24 |
94230636 ps |
T67 |
/workspace/coverage/cover_reg_top/3.sram_ctrl_csr_aliasing.2094512328 |
|
|
Jan 14 01:15:01 PM PST 24 |
Jan 14 01:15:07 PM PST 24 |
21453024 ps |
T70 |
/workspace/coverage/cover_reg_top/2.sram_ctrl_same_csr_outstanding.69711565 |
|
|
Jan 14 01:15:01 PM PST 24 |
Jan 14 01:15:07 PM PST 24 |
44306702 ps |
T50 |
/workspace/coverage/cover_reg_top/16.sram_ctrl_tl_intg_err.892806737 |
|
|
Jan 14 01:15:04 PM PST 24 |
Jan 14 01:15:10 PM PST 24 |
309542154 ps |
T74 |
/workspace/coverage/cover_reg_top/18.sram_ctrl_passthru_mem_tl_intg_err.1221927439 |
|
|
Jan 14 01:15:10 PM PST 24 |
Jan 14 01:17:31 PM PST 24 |
3911551891 ps |
T75 |
/workspace/coverage/cover_reg_top/15.sram_ctrl_passthru_mem_tl_intg_err.2309203867 |
|
|
Jan 14 01:15:02 PM PST 24 |
Jan 14 01:17:24 PM PST 24 |
25195320686 ps |
T53 |
/workspace/coverage/cover_reg_top/4.sram_ctrl_tl_errors.2892569330 |
|
|
Jan 14 01:15:03 PM PST 24 |
Jan 14 01:15:09 PM PST 24 |
82038570 ps |
T54 |
/workspace/coverage/cover_reg_top/4.sram_ctrl_csr_mem_rw_with_rand_reset.2903600265 |
|
|
Jan 14 01:15:10 PM PST 24 |
Jan 14 01:15:20 PM PST 24 |
1381870888 ps |
T76 |
/workspace/coverage/cover_reg_top/5.sram_ctrl_passthru_mem_tl_intg_err.2166225137 |
|
|
Jan 14 01:15:10 PM PST 24 |
Jan 14 01:17:04 PM PST 24 |
100787388534 ps |
T85 |
/workspace/coverage/cover_reg_top/4.sram_ctrl_csr_aliasing.858460354 |
|
|
Jan 14 01:15:04 PM PST 24 |
Jan 14 01:15:09 PM PST 24 |
17635555 ps |
T86 |
/workspace/coverage/cover_reg_top/10.sram_ctrl_same_csr_outstanding.1947140476 |
|
|
Jan 14 01:14:57 PM PST 24 |
Jan 14 01:14:58 PM PST 24 |
38615960 ps |
T55 |
/workspace/coverage/cover_reg_top/1.sram_ctrl_csr_mem_rw_with_rand_reset.3457605592 |
|
|
Jan 14 01:14:49 PM PST 24 |
Jan 14 01:14:59 PM PST 24 |
4201803921 ps |
T93 |
/workspace/coverage/cover_reg_top/4.sram_ctrl_csr_hw_reset.260589318 |
|
|
Jan 14 01:15:05 PM PST 24 |
Jan 14 01:15:12 PM PST 24 |
22015763 ps |
T56 |
/workspace/coverage/cover_reg_top/2.sram_ctrl_tl_errors.588479094 |
|
|
Jan 14 01:14:59 PM PST 24 |
Jan 14 01:15:09 PM PST 24 |
314056728 ps |
T81 |
/workspace/coverage/cover_reg_top/7.sram_ctrl_passthru_mem_tl_intg_err.3070600487 |
|
|
Jan 14 01:14:51 PM PST 24 |
Jan 14 01:16:27 PM PST 24 |
7499553017 ps |
T57 |
/workspace/coverage/cover_reg_top/5.sram_ctrl_csr_mem_rw_with_rand_reset.1342915141 |
|
|
Jan 14 01:15:09 PM PST 24 |
Jan 14 01:15:26 PM PST 24 |
363918339 ps |
T58 |
/workspace/coverage/cover_reg_top/13.sram_ctrl_tl_intg_err.139831002 |
|
|
Jan 14 01:15:01 PM PST 24 |
Jan 14 01:15:08 PM PST 24 |
137480342 ps |
T59 |
/workspace/coverage/cover_reg_top/15.sram_ctrl_tl_errors.1737412538 |
|
|
Jan 14 01:15:09 PM PST 24 |
Jan 14 01:15:17 PM PST 24 |
134864900 ps |
T82 |
/workspace/coverage/cover_reg_top/13.sram_ctrl_same_csr_outstanding.425353205 |
|
|
Jan 14 01:15:00 PM PST 24 |
Jan 14 01:15:07 PM PST 24 |
60193886 ps |
T83 |
/workspace/coverage/cover_reg_top/17.sram_ctrl_same_csr_outstanding.161476137 |
|
|
Jan 14 01:15:07 PM PST 24 |
Jan 14 01:15:13 PM PST 24 |
44074223 ps |
T68 |
/workspace/coverage/cover_reg_top/16.sram_ctrl_csr_mem_rw_with_rand_reset.2107210976 |
|
|
Jan 14 01:15:05 PM PST 24 |
Jan 14 01:15:16 PM PST 24 |
355524319 ps |
T69 |
/workspace/coverage/cover_reg_top/1.sram_ctrl_tl_intg_err.1818396001 |
|
|
Jan 14 01:14:55 PM PST 24 |
Jan 14 01:14:59 PM PST 24 |
1365747884 ps |
T60 |
/workspace/coverage/cover_reg_top/11.sram_ctrl_csr_mem_rw_with_rand_reset.2897029238 |
|
|
Jan 14 01:15:01 PM PST 24 |
Jan 14 01:15:13 PM PST 24 |
1389622970 ps |
T61 |
/workspace/coverage/cover_reg_top/8.sram_ctrl_tl_intg_err.4035345598 |
|
|
Jan 14 01:14:51 PM PST 24 |
Jan 14 01:14:55 PM PST 24 |
240978121 ps |
T84 |
/workspace/coverage/cover_reg_top/17.sram_ctrl_passthru_mem_tl_intg_err.562746012 |
|
|
Jan 14 01:15:09 PM PST 24 |
Jan 14 01:16:08 PM PST 24 |
7550641218 ps |
T140 |
/workspace/coverage/cover_reg_top/3.sram_ctrl_same_csr_outstanding.1924549670 |
|
|
Jan 14 01:15:02 PM PST 24 |
Jan 14 01:15:07 PM PST 24 |
93861657 ps |
T141 |
/workspace/coverage/cover_reg_top/14.sram_ctrl_same_csr_outstanding.3588456588 |
|
|
Jan 14 01:15:02 PM PST 24 |
Jan 14 01:15:07 PM PST 24 |
17146686 ps |
T142 |
/workspace/coverage/cover_reg_top/1.sram_ctrl_csr_bit_bash.2581645066 |
|
|
Jan 14 01:15:00 PM PST 24 |
Jan 14 01:15:07 PM PST 24 |
91187850 ps |
T143 |
/workspace/coverage/cover_reg_top/2.sram_ctrl_csr_aliasing.1051840167 |
|
|
Jan 14 01:14:55 PM PST 24 |
Jan 14 01:14:57 PM PST 24 |
15726446 ps |
T144 |
/workspace/coverage/cover_reg_top/0.sram_ctrl_passthru_mem_tl_intg_err.1734546612 |
|
|
Jan 14 01:14:35 PM PST 24 |
Jan 14 01:16:40 PM PST 24 |
14407405327 ps |
T145 |
/workspace/coverage/cover_reg_top/12.sram_ctrl_same_csr_outstanding.1834861290 |
|
|
Jan 14 01:15:12 PM PST 24 |
Jan 14 01:15:17 PM PST 24 |
44867854 ps |
T133 |
/workspace/coverage/cover_reg_top/19.sram_ctrl_csr_mem_rw_with_rand_reset.458969255 |
|
|
Jan 14 01:15:05 PM PST 24 |
Jan 14 01:15:17 PM PST 24 |
380703030 ps |
T88 |
/workspace/coverage/cover_reg_top/12.sram_ctrl_passthru_mem_tl_intg_err.3108451880 |
|
|
Jan 14 01:14:59 PM PST 24 |
Jan 14 01:19:42 PM PST 24 |
29340426419 ps |
T146 |
/workspace/coverage/cover_reg_top/13.sram_ctrl_csr_mem_rw_with_rand_reset.2450442186 |
|
|
Jan 14 01:15:02 PM PST 24 |
Jan 14 01:15:11 PM PST 24 |
1435207180 ps |
T147 |
/workspace/coverage/cover_reg_top/9.sram_ctrl_csr_rw.882349820 |
|
|
Jan 14 01:14:50 PM PST 24 |
Jan 14 01:14:52 PM PST 24 |
13759022 ps |
T71 |
/workspace/coverage/cover_reg_top/8.sram_ctrl_tl_errors.1052448478 |
|
|
Jan 14 01:14:49 PM PST 24 |
Jan 14 01:14:56 PM PST 24 |
961791031 ps |
T72 |
/workspace/coverage/cover_reg_top/10.sram_ctrl_tl_errors.629811248 |
|
|
Jan 14 01:15:00 PM PST 24 |
Jan 14 01:15:10 PM PST 24 |
367606489 ps |
T148 |
/workspace/coverage/cover_reg_top/2.sram_ctrl_csr_hw_reset.1412229786 |
|
|
Jan 14 01:15:01 PM PST 24 |
Jan 14 01:15:07 PM PST 24 |
33432571 ps |
T149 |
/workspace/coverage/cover_reg_top/0.sram_ctrl_same_csr_outstanding.3184524854 |
|
|
Jan 14 01:14:33 PM PST 24 |
Jan 14 01:14:35 PM PST 24 |
156048215 ps |
T150 |
/workspace/coverage/cover_reg_top/11.sram_ctrl_tl_errors.189189093 |
|
|
Jan 14 01:14:51 PM PST 24 |
Jan 14 01:14:55 PM PST 24 |
45129125 ps |
T89 |
/workspace/coverage/cover_reg_top/6.sram_ctrl_passthru_mem_tl_intg_err.245809449 |
|
|
Jan 14 01:15:11 PM PST 24 |
Jan 14 01:17:55 PM PST 24 |
14730267753 ps |
T151 |
/workspace/coverage/cover_reg_top/1.sram_ctrl_tl_errors.3118801652 |
|
|
Jan 14 01:14:51 PM PST 24 |
Jan 14 01:14:57 PM PST 24 |
110810780 ps |
T152 |
/workspace/coverage/cover_reg_top/7.sram_ctrl_csr_rw.1100499026 |
|
|
Jan 14 01:14:47 PM PST 24 |
Jan 14 01:14:52 PM PST 24 |
26733251 ps |
T90 |
/workspace/coverage/cover_reg_top/4.sram_ctrl_passthru_mem_tl_intg_err.3365410121 |
|
|
Jan 14 01:15:09 PM PST 24 |
Jan 14 01:16:08 PM PST 24 |
9466348906 ps |
T112 |
/workspace/coverage/cover_reg_top/19.sram_ctrl_tl_intg_err.2081940833 |
|
|
Jan 14 01:15:01 PM PST 24 |
Jan 14 01:15:09 PM PST 24 |
335611080 ps |
T153 |
/workspace/coverage/cover_reg_top/16.sram_ctrl_tl_errors.2086174866 |
|
|
Jan 14 01:15:04 PM PST 24 |
Jan 14 01:15:10 PM PST 24 |
72590820 ps |
T154 |
/workspace/coverage/cover_reg_top/9.sram_ctrl_passthru_mem_tl_intg_err.257426937 |
|
|
Jan 14 01:14:54 PM PST 24 |
Jan 14 01:15:59 PM PST 24 |
4287096294 ps |
T110 |
/workspace/coverage/cover_reg_top/6.sram_ctrl_tl_intg_err.120085797 |
|
|
Jan 14 01:14:48 PM PST 24 |
Jan 14 01:14:53 PM PST 24 |
105463124 ps |
T155 |
/workspace/coverage/cover_reg_top/2.sram_ctrl_csr_mem_rw_with_rand_reset.508533358 |
|
|
Jan 14 01:15:02 PM PST 24 |
Jan 14 01:15:12 PM PST 24 |
366154126 ps |
T156 |
/workspace/coverage/cover_reg_top/5.sram_ctrl_same_csr_outstanding.1305711727 |
|
|
Jan 14 01:15:11 PM PST 24 |
Jan 14 01:15:15 PM PST 24 |
62299101 ps |
T118 |
/workspace/coverage/cover_reg_top/9.sram_ctrl_tl_intg_err.115086142 |
|
|
Jan 14 01:14:47 PM PST 24 |
Jan 14 01:14:53 PM PST 24 |
607338608 ps |
T157 |
/workspace/coverage/cover_reg_top/18.sram_ctrl_tl_errors.2650261556 |
|
|
Jan 14 01:15:12 PM PST 24 |
Jan 14 01:15:18 PM PST 24 |
73469539 ps |
T158 |
/workspace/coverage/cover_reg_top/0.sram_ctrl_csr_mem_rw_with_rand_reset.3916130363 |
|
|
Jan 14 01:14:48 PM PST 24 |
Jan 14 01:14:57 PM PST 24 |
667316874 ps |
T159 |
/workspace/coverage/cover_reg_top/18.sram_ctrl_same_csr_outstanding.1689704772 |
|
|
Jan 14 01:15:09 PM PST 24 |
Jan 14 01:15:14 PM PST 24 |
17356166 ps |
T160 |
/workspace/coverage/cover_reg_top/0.sram_ctrl_csr_rw.1155378366 |
|
|
Jan 14 01:14:32 PM PST 24 |
Jan 14 01:14:34 PM PST 24 |
109960213 ps |
T161 |
/workspace/coverage/cover_reg_top/2.sram_ctrl_csr_rw.1232727116 |
|
|
Jan 14 01:14:54 PM PST 24 |
Jan 14 01:14:56 PM PST 24 |
39610747 ps |
T119 |
/workspace/coverage/cover_reg_top/7.sram_ctrl_tl_intg_err.3652791592 |
|
|
Jan 14 01:14:49 PM PST 24 |
Jan 14 01:14:53 PM PST 24 |
189708186 ps |
T162 |
/workspace/coverage/cover_reg_top/17.sram_ctrl_tl_intg_err.179954048 |
|
|
Jan 14 01:15:07 PM PST 24 |
Jan 14 01:15:14 PM PST 24 |
388672151 ps |
T163 |
/workspace/coverage/cover_reg_top/19.sram_ctrl_csr_rw.1211592987 |
|
|
Jan 14 01:15:10 PM PST 24 |
Jan 14 01:15:14 PM PST 24 |
15086603 ps |
T164 |
/workspace/coverage/cover_reg_top/6.sram_ctrl_csr_mem_rw_with_rand_reset.337730146 |
|
|
Jan 14 01:14:52 PM PST 24 |
Jan 14 01:15:07 PM PST 24 |
713027111 ps |
T165 |
/workspace/coverage/cover_reg_top/5.sram_ctrl_tl_errors.450084244 |
|
|
Jan 14 01:15:04 PM PST 24 |
Jan 14 01:15:13 PM PST 24 |
429297198 ps |
T94 |
/workspace/coverage/cover_reg_top/1.sram_ctrl_passthru_mem_tl_intg_err.719229222 |
|
|
Jan 14 01:14:49 PM PST 24 |
Jan 14 01:15:55 PM PST 24 |
3762274477 ps |
T166 |
/workspace/coverage/cover_reg_top/13.sram_ctrl_tl_errors.182364020 |
|
|
Jan 14 01:15:02 PM PST 24 |
Jan 14 01:15:09 PM PST 24 |
28988347 ps |
T167 |
/workspace/coverage/cover_reg_top/7.sram_ctrl_same_csr_outstanding.1959634653 |
|
|
Jan 14 01:14:59 PM PST 24 |
Jan 14 01:15:07 PM PST 24 |
65843219 ps |
T168 |
/workspace/coverage/cover_reg_top/16.sram_ctrl_same_csr_outstanding.1276488482 |
|
|
Jan 14 01:15:08 PM PST 24 |
Jan 14 01:15:13 PM PST 24 |
24787246 ps |
T169 |
/workspace/coverage/cover_reg_top/6.sram_ctrl_same_csr_outstanding.1320707631 |
|
|
Jan 14 01:15:02 PM PST 24 |
Jan 14 01:15:07 PM PST 24 |
68819603 ps |
T170 |
/workspace/coverage/cover_reg_top/3.sram_ctrl_csr_hw_reset.4012526223 |
|
|
Jan 14 01:15:04 PM PST 24 |
Jan 14 01:15:09 PM PST 24 |
46757604 ps |
T171 |
/workspace/coverage/cover_reg_top/12.sram_ctrl_csr_rw.1855276527 |
|
|
Jan 14 01:14:58 PM PST 24 |
Jan 14 01:14:59 PM PST 24 |
24849793 ps |
T172 |
/workspace/coverage/cover_reg_top/18.sram_ctrl_csr_mem_rw_with_rand_reset.3280295296 |
|
|
Jan 14 01:15:11 PM PST 24 |
Jan 14 01:15:20 PM PST 24 |
698657145 ps |
T173 |
/workspace/coverage/cover_reg_top/6.sram_ctrl_tl_errors.2866103983 |
|
|
Jan 14 01:14:48 PM PST 24 |
Jan 14 01:14:53 PM PST 24 |
94143128 ps |
T174 |
/workspace/coverage/cover_reg_top/15.sram_ctrl_csr_mem_rw_with_rand_reset.669088932 |
|
|
Jan 14 01:15:10 PM PST 24 |
Jan 14 01:15:28 PM PST 24 |
378119218 ps |
T175 |
/workspace/coverage/cover_reg_top/2.sram_ctrl_csr_bit_bash.2760331148 |
|
|
Jan 14 01:15:12 PM PST 24 |
Jan 14 01:15:18 PM PST 24 |
74337057 ps |
T176 |
/workspace/coverage/cover_reg_top/4.sram_ctrl_same_csr_outstanding.1617514181 |
|
|
Jan 14 01:15:03 PM PST 24 |
Jan 14 01:15:07 PM PST 24 |
16864282 ps |
T91 |
/workspace/coverage/cover_reg_top/16.sram_ctrl_passthru_mem_tl_intg_err.3791289752 |
|
|
Jan 14 01:15:11 PM PST 24 |
Jan 14 01:20:11 PM PST 24 |
28168469430 ps |
T177 |
/workspace/coverage/cover_reg_top/0.sram_ctrl_csr_bit_bash.994295200 |
|
|
Jan 14 01:14:34 PM PST 24 |
Jan 14 01:14:36 PM PST 24 |
59269025 ps |
T178 |
/workspace/coverage/cover_reg_top/19.sram_ctrl_same_csr_outstanding.3938080664 |
|
|
Jan 14 01:15:11 PM PST 24 |
Jan 14 01:15:16 PM PST 24 |
137451697 ps |
T111 |
/workspace/coverage/cover_reg_top/11.sram_ctrl_tl_intg_err.3613008007 |
|
|
Jan 14 01:15:00 PM PST 24 |
Jan 14 01:15:08 PM PST 24 |
375857513 ps |
T179 |
/workspace/coverage/cover_reg_top/4.sram_ctrl_tl_intg_err.659485004 |
|
|
Jan 14 01:15:10 PM PST 24 |
Jan 14 01:15:15 PM PST 24 |
130580601 ps |
T180 |
/workspace/coverage/cover_reg_top/12.sram_ctrl_csr_mem_rw_with_rand_reset.3983166870 |
|
|
Jan 14 01:14:57 PM PST 24 |
Jan 14 01:15:12 PM PST 24 |
738194148 ps |
T92 |
/workspace/coverage/cover_reg_top/8.sram_ctrl_passthru_mem_tl_intg_err.228972070 |
|
|
Jan 14 01:14:54 PM PST 24 |
Jan 14 01:16:00 PM PST 24 |
21702534726 ps |
T181 |
/workspace/coverage/cover_reg_top/14.sram_ctrl_csr_mem_rw_with_rand_reset.1937012021 |
|
|
Jan 14 01:15:02 PM PST 24 |
Jan 14 01:15:12 PM PST 24 |
371914065 ps |
T182 |
/workspace/coverage/cover_reg_top/19.sram_ctrl_tl_errors.13997815 |
|
|
Jan 14 01:15:09 PM PST 24 |
Jan 14 01:15:16 PM PST 24 |
35100843 ps |
T183 |
/workspace/coverage/cover_reg_top/13.sram_ctrl_csr_rw.2138857683 |
|
|
Jan 14 01:15:00 PM PST 24 |
Jan 14 01:15:07 PM PST 24 |
18110720 ps |
T184 |
/workspace/coverage/cover_reg_top/17.sram_ctrl_csr_mem_rw_with_rand_reset.1820637142 |
|
|
Jan 14 01:15:10 PM PST 24 |
Jan 14 01:15:20 PM PST 24 |
1739962631 ps |
T116 |
/workspace/coverage/cover_reg_top/5.sram_ctrl_tl_intg_err.2793682186 |
|
|
Jan 14 01:15:11 PM PST 24 |
Jan 14 01:15:17 PM PST 24 |
2802347463 ps |
T185 |
/workspace/coverage/cover_reg_top/15.sram_ctrl_csr_rw.2891565429 |
|
|
Jan 14 01:15:05 PM PST 24 |
Jan 14 01:15:12 PM PST 24 |
20920194 ps |
T186 |
/workspace/coverage/cover_reg_top/10.sram_ctrl_csr_rw.2501918032 |
|
|
Jan 14 01:14:54 PM PST 24 |
Jan 14 01:14:56 PM PST 24 |
15497806 ps |
T187 |
/workspace/coverage/cover_reg_top/0.sram_ctrl_csr_aliasing.4122819987 |
|
|
Jan 14 01:14:34 PM PST 24 |
Jan 14 01:14:36 PM PST 24 |
181324691 ps |
T188 |
/workspace/coverage/cover_reg_top/0.sram_ctrl_csr_hw_reset.1857893234 |
|
|
Jan 14 01:14:35 PM PST 24 |
Jan 14 01:14:36 PM PST 24 |
54516926 ps |
T113 |
/workspace/coverage/cover_reg_top/12.sram_ctrl_tl_intg_err.4192195098 |
|
|
Jan 14 01:14:54 PM PST 24 |
Jan 14 01:14:58 PM PST 24 |
171265291 ps |
T117 |
/workspace/coverage/cover_reg_top/0.sram_ctrl_tl_intg_err.2861966967 |
|
|
Jan 14 01:14:36 PM PST 24 |
Jan 14 01:14:39 PM PST 24 |
192435440 ps |
T189 |
/workspace/coverage/cover_reg_top/5.sram_ctrl_csr_rw.1383543284 |
|
|
Jan 14 01:15:06 PM PST 24 |
Jan 14 01:15:12 PM PST 24 |
12472334 ps |
T190 |
/workspace/coverage/cover_reg_top/17.sram_ctrl_csr_rw.4013825076 |
|
|
Jan 14 01:15:11 PM PST 24 |
Jan 14 01:15:16 PM PST 24 |
13820275 ps |
T191 |
/workspace/coverage/cover_reg_top/9.sram_ctrl_tl_errors.2389537220 |
|
|
Jan 14 01:14:55 PM PST 24 |
Jan 14 01:14:58 PM PST 24 |
329690653 ps |
T192 |
/workspace/coverage/cover_reg_top/12.sram_ctrl_tl_errors.1019489964 |
|
|
Jan 14 01:15:01 PM PST 24 |
Jan 14 01:15:09 PM PST 24 |
125143544 ps |
T193 |
/workspace/coverage/cover_reg_top/16.sram_ctrl_csr_rw.4103610004 |
|
|
Jan 14 01:15:11 PM PST 24 |
Jan 14 01:15:15 PM PST 24 |
12186802 ps |
T194 |
/workspace/coverage/cover_reg_top/0.sram_ctrl_tl_errors.2747289996 |
|
|
Jan 14 01:14:34 PM PST 24 |
Jan 14 01:14:38 PM PST 24 |
45808135 ps |
T195 |
/workspace/coverage/cover_reg_top/1.sram_ctrl_same_csr_outstanding.1203685997 |
|
|
Jan 14 01:14:56 PM PST 24 |
Jan 14 01:14:58 PM PST 24 |
22136259 ps |
T196 |
/workspace/coverage/cover_reg_top/14.sram_ctrl_passthru_mem_tl_intg_err.1479021504 |
|
|
Jan 14 01:15:01 PM PST 24 |
Jan 14 01:17:11 PM PST 24 |
29358073874 ps |
T197 |
/workspace/coverage/cover_reg_top/8.sram_ctrl_same_csr_outstanding.196924184 |
|
|
Jan 14 01:15:02 PM PST 24 |
Jan 14 01:15:07 PM PST 24 |
45647648 ps |
T198 |
/workspace/coverage/cover_reg_top/19.sram_ctrl_passthru_mem_tl_intg_err.2192412384 |
|
|
Jan 14 01:15:04 PM PST 24 |
Jan 14 01:17:27 PM PST 24 |
141169844736 ps |
T199 |
/workspace/coverage/cover_reg_top/3.sram_ctrl_csr_rw.2876311181 |
|
|
Jan 14 01:15:04 PM PST 24 |
Jan 14 01:15:09 PM PST 24 |
37000598 ps |
T114 |
/workspace/coverage/cover_reg_top/10.sram_ctrl_tl_intg_err.2431239227 |
|
|
Jan 14 01:14:58 PM PST 24 |
Jan 14 01:15:00 PM PST 24 |
449363710 ps |
T200 |
/workspace/coverage/cover_reg_top/1.sram_ctrl_csr_aliasing.1925457725 |
|
|
Jan 14 01:14:47 PM PST 24 |
Jan 14 01:14:52 PM PST 24 |
22530032 ps |
T201 |
/workspace/coverage/cover_reg_top/11.sram_ctrl_csr_rw.328844668 |
|
|
Jan 14 01:15:01 PM PST 24 |
Jan 14 01:15:07 PM PST 24 |
13880478 ps |
T202 |
/workspace/coverage/cover_reg_top/3.sram_ctrl_tl_errors.2645663640 |
|
|
Jan 14 01:14:55 PM PST 24 |
Jan 14 01:14:58 PM PST 24 |
311160742 ps |
T203 |
/workspace/coverage/cover_reg_top/1.sram_ctrl_csr_rw.4102039355 |
|
|
Jan 14 01:14:51 PM PST 24 |
Jan 14 01:14:53 PM PST 24 |
43032588 ps |
T204 |
/workspace/coverage/cover_reg_top/14.sram_ctrl_tl_intg_err.157711436 |
|
|
Jan 14 01:15:00 PM PST 24 |
Jan 14 01:15:08 PM PST 24 |
272336055 ps |
T205 |
/workspace/coverage/cover_reg_top/17.sram_ctrl_tl_errors.4060443011 |
|
|
Jan 14 01:15:11 PM PST 24 |
Jan 14 01:15:17 PM PST 24 |
31032792 ps |
T206 |
/workspace/coverage/cover_reg_top/9.sram_ctrl_csr_mem_rw_with_rand_reset.736206296 |
|
|
Jan 14 01:14:49 PM PST 24 |
Jan 14 01:15:05 PM PST 24 |
366566635 ps |
T207 |
/workspace/coverage/cover_reg_top/18.sram_ctrl_csr_rw.4281147685 |
|
|
Jan 14 01:15:09 PM PST 24 |
Jan 14 01:15:14 PM PST 24 |
12711932 ps |
T208 |
/workspace/coverage/cover_reg_top/11.sram_ctrl_same_csr_outstanding.3962950815 |
|
|
Jan 14 01:14:55 PM PST 24 |
Jan 14 01:14:56 PM PST 24 |
24818677 ps |
T209 |
/workspace/coverage/cover_reg_top/1.sram_ctrl_csr_hw_reset.1018595075 |
|
|
Jan 14 01:14:47 PM PST 24 |
Jan 14 01:14:52 PM PST 24 |
39769102 ps |
T210 |
/workspace/coverage/cover_reg_top/9.sram_ctrl_same_csr_outstanding.924409689 |
|
|
Jan 14 01:14:52 PM PST 24 |
Jan 14 01:14:56 PM PST 24 |
17897923 ps |
T95 |
/workspace/coverage/cover_reg_top/8.sram_ctrl_csr_rw.2000058887 |
|
|
Jan 14 01:14:49 PM PST 24 |
Jan 14 01:14:52 PM PST 24 |
41627687 ps |
T211 |
/workspace/coverage/cover_reg_top/18.sram_ctrl_tl_intg_err.2076359248 |
|
|
Jan 14 01:15:11 PM PST 24 |
Jan 14 01:15:16 PM PST 24 |
238202710 ps |
T212 |
/workspace/coverage/cover_reg_top/8.sram_ctrl_csr_mem_rw_with_rand_reset.2816066791 |
|
|
Jan 14 01:14:55 PM PST 24 |
Jan 14 01:15:02 PM PST 24 |
1150940482 ps |
T213 |
/workspace/coverage/cover_reg_top/3.sram_ctrl_csr_mem_rw_with_rand_reset.2363366462 |
|
|
Jan 14 01:15:03 PM PST 24 |
Jan 14 01:15:12 PM PST 24 |
1328065796 ps |
T214 |
/workspace/coverage/cover_reg_top/14.sram_ctrl_tl_errors.1327328175 |
|
|
Jan 14 01:15:12 PM PST 24 |
Jan 14 01:15:17 PM PST 24 |
26695392 ps |
T215 |
/workspace/coverage/cover_reg_top/10.sram_ctrl_passthru_mem_tl_intg_err.2150852703 |
|
|
Jan 14 01:14:54 PM PST 24 |
Jan 14 01:15:50 PM PST 24 |
15388083424 ps |
T115 |
/workspace/coverage/cover_reg_top/15.sram_ctrl_tl_intg_err.3171220905 |
|
|
Jan 14 01:15:05 PM PST 24 |
Jan 14 01:15:13 PM PST 24 |
525278828 ps |
T216 |
/workspace/coverage/cover_reg_top/2.sram_ctrl_tl_intg_err.2275765486 |
|
|
Jan 14 01:15:03 PM PST 24 |
Jan 14 01:15:10 PM PST 24 |
901103448 ps |
T217 |
/workspace/coverage/cover_reg_top/4.sram_ctrl_csr_rw.2867663254 |
|
|
Jan 14 01:15:02 PM PST 24 |
Jan 14 01:15:07 PM PST 24 |
14227211 ps |
T218 |
/workspace/coverage/default/43.sram_ctrl_access_during_key_req.550183620 |
|
|
Jan 14 02:31:57 PM PST 24 |
Jan 14 02:44:51 PM PST 24 |
20555221409 ps |
T36 |
/workspace/coverage/default/43.sram_ctrl_executable.3408367335 |
|
|
Jan 14 02:31:58 PM PST 24 |
Jan 14 02:40:15 PM PST 24 |
87755623774 ps |
T219 |
/workspace/coverage/default/7.sram_ctrl_bijection.289617284 |
|
|
Jan 14 02:15:52 PM PST 24 |
Jan 14 03:02:39 PM PST 24 |
165509282849 ps |
T220 |
/workspace/coverage/default/4.sram_ctrl_partial_access_b2b.465055104 |
|
|
Jan 14 02:13:59 PM PST 24 |
Jan 14 02:18:17 PM PST 24 |
16151336622 ps |
T221 |
/workspace/coverage/default/40.sram_ctrl_mem_partial_access.977221495 |
|
|
Jan 14 02:31:06 PM PST 24 |
Jan 14 02:33:35 PM PST 24 |
4472715905 ps |
T21 |
/workspace/coverage/default/3.sram_ctrl_alert_test.587730082 |
|
|
Jan 14 02:13:45 PM PST 24 |
Jan 14 02:13:47 PM PST 24 |
15971826 ps |
T222 |
/workspace/coverage/default/40.sram_ctrl_throughput_w_partial_write.820647151 |
|
|
Jan 14 02:30:46 PM PST 24 |
Jan 14 02:33:10 PM PST 24 |
811596531 ps |
T223 |
/workspace/coverage/default/0.sram_ctrl_mem_walk.1624630901 |
|
|
Jan 14 02:11:41 PM PST 24 |
Jan 14 02:15:57 PM PST 24 |
15159129472 ps |
T224 |
/workspace/coverage/default/42.sram_ctrl_mem_walk.3951677512 |
|
|
Jan 14 02:31:42 PM PST 24 |
Jan 14 02:35:56 PM PST 24 |
3945880450 ps |
T35 |
/workspace/coverage/default/11.sram_ctrl_executable.4110479469 |
|
|
Jan 14 02:17:59 PM PST 24 |
Jan 14 02:33:06 PM PST 24 |
27224337284 ps |
T22 |
/workspace/coverage/default/17.sram_ctrl_alert_test.3761591346 |
|
|
Jan 14 02:20:52 PM PST 24 |
Jan 14 02:20:53 PM PST 24 |
111642240 ps |
T225 |
/workspace/coverage/default/6.sram_ctrl_mem_walk.497966319 |
|
|
Jan 14 02:15:23 PM PST 24 |
Jan 14 02:20:50 PM PST 24 |
35797688472 ps |
T105 |
/workspace/coverage/default/21.sram_ctrl_stress_all_with_rand_reset.506709531 |
|
|
Jan 14 02:22:56 PM PST 24 |
Jan 14 03:20:13 PM PST 24 |
8573777704 ps |
T226 |
/workspace/coverage/default/19.sram_ctrl_multiple_keys.3264507838 |
|
|
Jan 14 02:21:28 PM PST 24 |
Jan 14 02:45:39 PM PST 24 |
211605411559 ps |
T227 |
/workspace/coverage/default/19.sram_ctrl_mem_walk.823528832 |
|
|
Jan 14 02:21:48 PM PST 24 |
Jan 14 02:24:20 PM PST 24 |
7583981654 ps |
T106 |
/workspace/coverage/default/29.sram_ctrl_stress_all_with_rand_reset.2329108567 |
|
|
Jan 14 02:26:32 PM PST 24 |
Jan 14 04:17:39 PM PST 24 |
4830144792 ps |
T28 |
/workspace/coverage/default/2.sram_ctrl_regwen.3307473523 |
|
|
Jan 14 02:12:53 PM PST 24 |
Jan 14 02:17:21 PM PST 24 |
20155910152 ps |
T228 |
/workspace/coverage/default/42.sram_ctrl_throughput_w_partial_write.1429588826 |
|
|
Jan 14 02:31:31 PM PST 24 |
Jan 14 02:32:41 PM PST 24 |
1303827585 ps |
T229 |
/workspace/coverage/default/34.sram_ctrl_multiple_keys.1194088039 |
|
|
Jan 14 02:28:12 PM PST 24 |
Jan 14 02:46:29 PM PST 24 |
9843495372 ps |
T230 |
/workspace/coverage/default/12.sram_ctrl_multiple_keys.3146345719 |
|
|
Jan 14 02:18:11 PM PST 24 |
Jan 14 02:43:46 PM PST 24 |
99809394083 ps |
T27 |
/workspace/coverage/default/30.sram_ctrl_lc_escalation.3982546025 |
|
|
Jan 14 02:26:37 PM PST 24 |
Jan 14 02:28:20 PM PST 24 |
5649976289 ps |
T107 |
/workspace/coverage/default/43.sram_ctrl_stress_all_with_rand_reset.3958939290 |
|
|
Jan 14 02:32:04 PM PST 24 |
Jan 14 03:50:27 PM PST 24 |
2955006057 ps |
T231 |
/workspace/coverage/default/23.sram_ctrl_ram_cfg.2762897193 |
|
|
Jan 14 02:23:48 PM PST 24 |
Jan 14 02:23:54 PM PST 24 |
683708355 ps |
T232 |
/workspace/coverage/default/17.sram_ctrl_ram_cfg.3730084387 |
|
|
Jan 14 02:20:44 PM PST 24 |
Jan 14 02:20:58 PM PST 24 |
362345059 ps |
T233 |
/workspace/coverage/default/29.sram_ctrl_stress_pipeline.3642996836 |
|
|
Jan 14 02:26:09 PM PST 24 |
Jan 14 02:33:40 PM PST 24 |
24335271153 ps |
T234 |
/workspace/coverage/default/0.sram_ctrl_ram_cfg.3585101261 |
|
|
Jan 14 02:11:42 PM PST 24 |
Jan 14 02:11:51 PM PST 24 |
681734144 ps |
T235 |
/workspace/coverage/default/3.sram_ctrl_stress_pipeline.4282749751 |
|
|
Jan 14 02:13:21 PM PST 24 |
Jan 14 02:17:00 PM PST 24 |
3556250821 ps |
T236 |
/workspace/coverage/default/2.sram_ctrl_access_during_key_req.3827352747 |
|
|
Jan 14 02:12:53 PM PST 24 |
Jan 14 02:27:03 PM PST 24 |
16163484877 ps |
T29 |
/workspace/coverage/default/6.sram_ctrl_regwen.3675508093 |
|
|
Jan 14 02:15:24 PM PST 24 |
Jan 14 02:30:43 PM PST 24 |
122707475475 ps |
T237 |
/workspace/coverage/default/44.sram_ctrl_alert_test.3821675488 |
|
|
Jan 14 02:32:38 PM PST 24 |
Jan 14 02:32:42 PM PST 24 |
14930512 ps |
T123 |
/workspace/coverage/default/28.sram_ctrl_executable.2133565969 |
|
|
Jan 14 02:25:43 PM PST 24 |
Jan 14 02:29:08 PM PST 24 |
3775689413 ps |
T238 |
/workspace/coverage/default/11.sram_ctrl_stress_all_with_rand_reset.3377658373 |
|
|
Jan 14 02:17:59 PM PST 24 |
Jan 14 02:55:12 PM PST 24 |
522830934 ps |
T239 |
/workspace/coverage/default/4.sram_ctrl_multiple_keys.206934336 |
|
|
Jan 14 02:13:52 PM PST 24 |
Jan 14 02:26:58 PM PST 24 |
77250527369 ps |
T240 |
/workspace/coverage/default/0.sram_ctrl_stress_all_with_rand_reset.4145303275 |
|
|
Jan 14 02:11:48 PM PST 24 |
Jan 14 03:04:21 PM PST 24 |
3970883055 ps |
T241 |
/workspace/coverage/default/31.sram_ctrl_throughput_w_partial_write.735638806 |
|
|
Jan 14 02:27:23 PM PST 24 |
Jan 14 02:28:06 PM PST 24 |
740855068 ps |
T242 |
/workspace/coverage/default/46.sram_ctrl_mem_partial_access.2246777713 |
|
|
Jan 14 02:33:11 PM PST 24 |
Jan 14 02:35:27 PM PST 24 |
1673781202 ps |
T120 |
/workspace/coverage/default/13.sram_ctrl_executable.2871211942 |
|
|
Jan 14 02:18:52 PM PST 24 |
Jan 14 02:38:03 PM PST 24 |
25275826041 ps |
T243 |
/workspace/coverage/default/26.sram_ctrl_alert_test.2813910617 |
|
|
Jan 14 02:25:25 PM PST 24 |
Jan 14 02:25:27 PM PST 24 |
14056184 ps |
T244 |
/workspace/coverage/default/38.sram_ctrl_smoke.3706238842 |
|
|
Jan 14 02:29:51 PM PST 24 |
Jan 14 02:31:51 PM PST 24 |
672703657 ps |
T245 |
/workspace/coverage/default/27.sram_ctrl_lc_escalation.1689945465 |
|
|
Jan 14 02:25:25 PM PST 24 |
Jan 14 02:27:47 PM PST 24 |
39142351228 ps |
T246 |
/workspace/coverage/default/31.sram_ctrl_ram_cfg.2638540894 |
|
|
Jan 14 02:27:21 PM PST 24 |
Jan 14 02:27:30 PM PST 24 |
2596451271 ps |
T247 |
/workspace/coverage/default/5.sram_ctrl_bijection.84417534 |
|
|
Jan 14 02:14:34 PM PST 24 |
Jan 14 02:25:44 PM PST 24 |
63470913477 ps |
T248 |
/workspace/coverage/default/48.sram_ctrl_max_throughput.1660975556 |
|
|
Jan 14 02:33:41 PM PST 24 |
Jan 14 02:36:02 PM PST 24 |
878519157 ps |
T249 |
/workspace/coverage/default/8.sram_ctrl_ram_cfg.871880664 |
|
|
Jan 14 02:16:31 PM PST 24 |
Jan 14 02:16:39 PM PST 24 |
417791856 ps |
T250 |
/workspace/coverage/default/26.sram_ctrl_bijection.2820880961 |
|
|
Jan 14 02:24:46 PM PST 24 |
Jan 14 02:36:08 PM PST 24 |
557656202680 ps |
T251 |
/workspace/coverage/default/21.sram_ctrl_throughput_w_partial_write.996923780 |
|
|
Jan 14 02:22:38 PM PST 24 |
Jan 14 02:23:10 PM PST 24 |
2824294713 ps |
T126 |
/workspace/coverage/default/8.sram_ctrl_executable.369749155 |
|
|
Jan 14 02:16:41 PM PST 24 |
Jan 14 02:28:21 PM PST 24 |
59476445714 ps |
T252 |
/workspace/coverage/default/19.sram_ctrl_partial_access.3352984942 |
|
|
Jan 14 02:21:42 PM PST 24 |
Jan 14 02:22:15 PM PST 24 |
2738536768 ps |
T253 |
/workspace/coverage/default/11.sram_ctrl_max_throughput.1210097582 |
|
|
Jan 14 02:17:42 PM PST 24 |
Jan 14 02:20:07 PM PST 24 |
3040508087 ps |
T254 |
/workspace/coverage/default/13.sram_ctrl_mem_partial_access.3805965845 |
|
|
Jan 14 02:18:53 PM PST 24 |
Jan 14 02:21:19 PM PST 24 |
12903499936 ps |
T255 |
/workspace/coverage/default/8.sram_ctrl_alert_test.3065071507 |
|
|
Jan 14 02:16:40 PM PST 24 |
Jan 14 02:16:45 PM PST 24 |
58199672 ps |
T121 |
/workspace/coverage/default/18.sram_ctrl_executable.1399270426 |
|
|
Jan 14 02:21:13 PM PST 24 |
Jan 14 02:42:47 PM PST 24 |
18292665774 ps |
T256 |
/workspace/coverage/default/15.sram_ctrl_bijection.682412277 |
|
|
Jan 14 02:19:32 PM PST 24 |
Jan 14 02:46:16 PM PST 24 |
94250104740 ps |
T257 |
/workspace/coverage/default/27.sram_ctrl_smoke.422340003 |
|
|
Jan 14 02:25:21 PM PST 24 |
Jan 14 02:25:43 PM PST 24 |
2210831655 ps |
T258 |
/workspace/coverage/default/7.sram_ctrl_multiple_keys.2716166764 |
|
|
Jan 14 02:15:51 PM PST 24 |
Jan 14 02:24:16 PM PST 24 |
46410399338 ps |
T259 |
/workspace/coverage/default/29.sram_ctrl_max_throughput.1498755762 |
|
|
Jan 14 02:26:16 PM PST 24 |
Jan 14 02:27:10 PM PST 24 |
2994907346 ps |
T260 |
/workspace/coverage/default/7.sram_ctrl_max_throughput.152535662 |
|
|
Jan 14 02:16:02 PM PST 24 |
Jan 14 02:17:16 PM PST 24 |
969543832 ps |
T261 |
/workspace/coverage/default/5.sram_ctrl_partial_access.3647838135 |
|
|
Jan 14 02:14:37 PM PST 24 |
Jan 14 02:14:47 PM PST 24 |
390795909 ps |
T262 |
/workspace/coverage/default/10.sram_ctrl_access_during_key_req.2646871106 |
|
|
Jan 14 02:17:18 PM PST 24 |
Jan 14 02:39:48 PM PST 24 |
15003196112 ps |
T263 |
/workspace/coverage/default/10.sram_ctrl_partial_access_b2b.1688917454 |
|
|
Jan 14 02:17:15 PM PST 24 |
Jan 14 02:25:00 PM PST 24 |
6899749698 ps |