Tests
dashboard | hierarchy | modlist | groups | tests | asserts
Total Coverage Summary 
SCORELINECONDTOGGLEFSMBRANCHASSERTGROUP
99.41 100.00 97.91 100.00 100.00 99.72 99.70 98.52


Total test records in report: 1036
tests.html | tests1.html | tests2.html | tests3.html | tests4.html | tests5.html | tests6.html | tests7.html | tests8.html | tests9.html | tests10.html | tests11.html | tests12.html | tests13.html | tests14.html | tests15.html | tests16.html | tests17.html | tests18.html | tests19.html | tests20.html | tests21.html

T300 /workspace/coverage/default/47.sram_ctrl_ram_cfg.3972870156 Mar 21 01:28:46 PM PDT 24 Mar 21 01:28:49 PM PDT 24 542785920 ps
T301 /workspace/coverage/default/23.sram_ctrl_bijection.1321221821 Mar 21 01:26:11 PM PDT 24 Mar 21 01:41:39 PM PDT 24 63661628730 ps
T302 /workspace/coverage/default/8.sram_ctrl_access_during_key_req.2634752856 Mar 21 01:25:32 PM PDT 24 Mar 21 01:49:30 PM PDT 24 24230413511 ps
T303 /workspace/coverage/default/11.sram_ctrl_alert_test.4234143622 Mar 21 01:25:56 PM PDT 24 Mar 21 01:25:57 PM PDT 24 118859719 ps
T304 /workspace/coverage/default/21.sram_ctrl_smoke.2291005498 Mar 21 01:26:13 PM PDT 24 Mar 21 01:26:31 PM PDT 24 4834119450 ps
T305 /workspace/coverage/default/4.sram_ctrl_mem_partial_access.1083935617 Mar 21 01:25:23 PM PDT 24 Mar 21 01:27:33 PM PDT 24 5788615315 ps
T306 /workspace/coverage/default/22.sram_ctrl_alert_test.3550141481 Mar 21 01:26:12 PM PDT 24 Mar 21 01:26:13 PM PDT 24 47401636 ps
T307 /workspace/coverage/default/32.sram_ctrl_stress_all_with_rand_reset.2358429010 Mar 21 01:26:57 PM PDT 24 Mar 21 01:27:45 PM PDT 24 1792181801 ps
T308 /workspace/coverage/default/17.sram_ctrl_stress_all.2913179932 Mar 21 01:26:06 PM PDT 24 Mar 21 02:21:20 PM PDT 24 75870866129 ps
T309 /workspace/coverage/default/14.sram_ctrl_stress_all_with_rand_reset.2589227496 Mar 21 01:26:04 PM PDT 24 Mar 21 01:26:27 PM PDT 24 724123950 ps
T310 /workspace/coverage/default/30.sram_ctrl_ram_cfg.1377672952 Mar 21 01:26:33 PM PDT 24 Mar 21 01:26:36 PM PDT 24 372878215 ps
T311 /workspace/coverage/default/30.sram_ctrl_access_during_key_req.1000720913 Mar 21 01:26:31 PM PDT 24 Mar 21 01:45:42 PM PDT 24 12493546262 ps
T312 /workspace/coverage/default/24.sram_ctrl_executable.640021303 Mar 21 01:26:11 PM PDT 24 Mar 21 01:31:28 PM PDT 24 12444416697 ps
T313 /workspace/coverage/default/4.sram_ctrl_regwen.4145862068 Mar 21 01:25:18 PM PDT 24 Mar 21 01:39:39 PM PDT 24 22287097188 ps
T314 /workspace/coverage/default/41.sram_ctrl_ram_cfg.4195365182 Mar 21 01:27:53 PM PDT 24 Mar 21 01:27:57 PM PDT 24 724646676 ps
T315 /workspace/coverage/default/37.sram_ctrl_access_during_key_req.369640192 Mar 21 01:27:34 PM PDT 24 Mar 21 01:34:58 PM PDT 24 19516718562 ps
T121 /workspace/coverage/default/6.sram_ctrl_partial_access_b2b.845377575 Mar 21 01:25:24 PM PDT 24 Mar 21 01:31:28 PM PDT 24 97163279093 ps
T316 /workspace/coverage/default/5.sram_ctrl_access_during_key_req.2471138337 Mar 21 01:25:33 PM PDT 24 Mar 21 01:38:07 PM PDT 24 17243940841 ps
T317 /workspace/coverage/default/36.sram_ctrl_mem_walk.1012656621 Mar 21 01:27:31 PM PDT 24 Mar 21 01:29:37 PM PDT 24 32885675825 ps
T318 /workspace/coverage/default/11.sram_ctrl_throughput_w_partial_write.62685088 Mar 21 01:25:33 PM PDT 24 Mar 21 01:25:49 PM PDT 24 1453775383 ps
T319 /workspace/coverage/default/21.sram_ctrl_regwen.3301194972 Mar 21 01:26:14 PM PDT 24 Mar 21 01:40:02 PM PDT 24 54310586887 ps
T320 /workspace/coverage/default/33.sram_ctrl_partial_access_b2b.1181904983 Mar 21 01:27:01 PM PDT 24 Mar 21 01:31:59 PM PDT 24 5293701499 ps
T321 /workspace/coverage/default/35.sram_ctrl_max_throughput.1470127131 Mar 21 01:27:11 PM PDT 24 Mar 21 01:28:09 PM PDT 24 761403261 ps
T322 /workspace/coverage/default/2.sram_ctrl_mem_walk.3889015413 Mar 21 01:25:26 PM PDT 24 Mar 21 01:29:46 PM PDT 24 15160256120 ps
T323 /workspace/coverage/default/47.sram_ctrl_alert_test.1345246030 Mar 21 01:28:47 PM PDT 24 Mar 21 01:28:48 PM PDT 24 17065507 ps
T324 /workspace/coverage/default/49.sram_ctrl_multiple_keys.2034827750 Mar 21 01:28:56 PM PDT 24 Mar 21 02:01:27 PM PDT 24 32727197003 ps
T325 /workspace/coverage/default/31.sram_ctrl_partial_access.685865202 Mar 21 01:26:47 PM PDT 24 Mar 21 01:27:14 PM PDT 24 6535574483 ps
T326 /workspace/coverage/default/43.sram_ctrl_bijection.4004567640 Mar 21 01:28:12 PM PDT 24 Mar 21 02:14:18 PM PDT 24 660957919047 ps
T327 /workspace/coverage/default/18.sram_ctrl_mem_partial_access.1946208930 Mar 21 01:26:09 PM PDT 24 Mar 21 01:28:41 PM PDT 24 8768172578 ps
T328 /workspace/coverage/default/45.sram_ctrl_mem_walk.2099600052 Mar 21 01:28:39 PM PDT 24 Mar 21 01:30:44 PM PDT 24 39454363894 ps
T329 /workspace/coverage/default/7.sram_ctrl_stress_all.1924715604 Mar 21 01:25:37 PM PDT 24 Mar 21 02:09:35 PM PDT 24 60639360760 ps
T330 /workspace/coverage/default/1.sram_ctrl_access_during_key_req.129647424 Mar 21 01:25:30 PM PDT 24 Mar 21 01:30:51 PM PDT 24 6899434191 ps
T331 /workspace/coverage/default/5.sram_ctrl_alert_test.151343690 Mar 21 01:25:32 PM PDT 24 Mar 21 01:25:33 PM PDT 24 45493409 ps
T332 /workspace/coverage/default/18.sram_ctrl_regwen.190498204 Mar 21 01:26:07 PM PDT 24 Mar 21 01:53:07 PM PDT 24 3743160655 ps
T333 /workspace/coverage/default/47.sram_ctrl_max_throughput.3123362839 Mar 21 01:28:41 PM PDT 24 Mar 21 01:28:48 PM PDT 24 2694412559 ps
T334 /workspace/coverage/default/14.sram_ctrl_throughput_w_partial_write.3420415751 Mar 21 01:26:02 PM PDT 24 Mar 21 01:26:53 PM PDT 24 740977919 ps
T335 /workspace/coverage/default/16.sram_ctrl_executable.500595462 Mar 21 01:26:01 PM PDT 24 Mar 21 01:45:01 PM PDT 24 24816449676 ps
T336 /workspace/coverage/default/41.sram_ctrl_multiple_keys.1149269585 Mar 21 01:27:47 PM PDT 24 Mar 21 01:51:40 PM PDT 24 41652472465 ps
T337 /workspace/coverage/default/43.sram_ctrl_smoke.3376756163 Mar 21 01:28:03 PM PDT 24 Mar 21 01:28:09 PM PDT 24 746572137 ps
T338 /workspace/coverage/default/1.sram_ctrl_stress_all.1823027904 Mar 21 01:25:34 PM PDT 24 Mar 21 01:54:30 PM PDT 24 39457252115 ps
T339 /workspace/coverage/default/46.sram_ctrl_max_throughput.885192145 Mar 21 01:28:38 PM PDT 24 Mar 21 01:28:54 PM PDT 24 2929764655 ps
T340 /workspace/coverage/default/0.sram_ctrl_throughput_w_partial_write.4010173062 Mar 21 01:25:10 PM PDT 24 Mar 21 01:25:45 PM PDT 24 3066039978 ps
T341 /workspace/coverage/default/37.sram_ctrl_mem_walk.4094805116 Mar 21 01:27:34 PM PDT 24 Mar 21 01:30:02 PM PDT 24 28719587408 ps
T122 /workspace/coverage/default/26.sram_ctrl_stress_all.3219868081 Mar 21 01:26:15 PM PDT 24 Mar 21 02:18:40 PM PDT 24 1260046170901 ps
T342 /workspace/coverage/default/46.sram_ctrl_stress_pipeline.702002431 Mar 21 01:28:32 PM PDT 24 Mar 21 01:32:58 PM PDT 24 22926917789 ps
T343 /workspace/coverage/default/3.sram_ctrl_alert_test.1728821837 Mar 21 01:25:22 PM PDT 24 Mar 21 01:25:23 PM PDT 24 13553174 ps
T344 /workspace/coverage/default/41.sram_ctrl_stress_all.4053630634 Mar 21 01:27:53 PM PDT 24 Mar 21 03:08:39 PM PDT 24 48988539656 ps
T345 /workspace/coverage/default/35.sram_ctrl_partial_access_b2b.88012205 Mar 21 01:27:25 PM PDT 24 Mar 21 01:31:48 PM PDT 24 5168356268 ps
T346 /workspace/coverage/default/10.sram_ctrl_smoke.345412203 Mar 21 01:25:32 PM PDT 24 Mar 21 01:26:20 PM PDT 24 781761601 ps
T347 /workspace/coverage/default/4.sram_ctrl_bijection.2177514559 Mar 21 01:25:33 PM PDT 24 Mar 21 01:49:32 PM PDT 24 22209545333 ps
T348 /workspace/coverage/default/19.sram_ctrl_partial_access_b2b.1812263060 Mar 21 01:26:04 PM PDT 24 Mar 21 01:31:22 PM PDT 24 14012264443 ps
T101 /workspace/coverage/default/17.sram_ctrl_stress_all_with_rand_reset.3833013441 Mar 21 01:26:04 PM PDT 24 Mar 21 01:26:17 PM PDT 24 1488714419 ps
T349 /workspace/coverage/default/29.sram_ctrl_regwen.321622061 Mar 21 01:26:29 PM PDT 24 Mar 21 01:45:39 PM PDT 24 3819693365 ps
T350 /workspace/coverage/default/42.sram_ctrl_ram_cfg.120183881 Mar 21 01:28:05 PM PDT 24 Mar 21 01:28:08 PM PDT 24 1771699451 ps
T351 /workspace/coverage/default/18.sram_ctrl_lc_escalation.3632370157 Mar 21 01:26:11 PM PDT 24 Mar 21 01:27:12 PM PDT 24 118308053206 ps
T352 /workspace/coverage/default/20.sram_ctrl_bijection.2765687942 Mar 21 01:26:08 PM PDT 24 Mar 21 01:33:52 PM PDT 24 6897472055 ps
T353 /workspace/coverage/default/34.sram_ctrl_multiple_keys.4053874230 Mar 21 01:27:01 PM PDT 24 Mar 21 01:55:03 PM PDT 24 72891724903 ps
T354 /workspace/coverage/default/2.sram_ctrl_bijection.4061877536 Mar 21 01:25:16 PM PDT 24 Mar 21 01:50:49 PM PDT 24 78690541167 ps
T355 /workspace/coverage/default/5.sram_ctrl_partial_access.1717484265 Mar 21 01:25:29 PM PDT 24 Mar 21 01:25:33 PM PDT 24 1685257809 ps
T356 /workspace/coverage/default/21.sram_ctrl_ram_cfg.92020157 Mar 21 01:26:15 PM PDT 24 Mar 21 01:26:19 PM PDT 24 362051818 ps
T357 /workspace/coverage/default/23.sram_ctrl_stress_all.207605540 Mar 21 01:26:11 PM PDT 24 Mar 21 02:28:35 PM PDT 24 170453986156 ps
T358 /workspace/coverage/default/44.sram_ctrl_stress_all.1808753206 Mar 21 01:28:21 PM PDT 24 Mar 21 02:26:43 PM PDT 24 67108280241 ps
T359 /workspace/coverage/default/27.sram_ctrl_partial_access.1709684401 Mar 21 01:26:20 PM PDT 24 Mar 21 01:26:28 PM PDT 24 2089318900 ps
T360 /workspace/coverage/default/12.sram_ctrl_max_throughput.415208370 Mar 21 01:25:46 PM PDT 24 Mar 21 01:26:24 PM PDT 24 756479337 ps
T361 /workspace/coverage/default/22.sram_ctrl_max_throughput.1700593638 Mar 21 01:26:15 PM PDT 24 Mar 21 01:26:44 PM PDT 24 738008522 ps
T362 /workspace/coverage/default/22.sram_ctrl_throughput_w_partial_write.3357703329 Mar 21 01:26:09 PM PDT 24 Mar 21 01:28:02 PM PDT 24 3578856924 ps
T363 /workspace/coverage/default/19.sram_ctrl_mem_walk.2183607003 Mar 21 01:26:11 PM PDT 24 Mar 21 01:28:48 PM PDT 24 41304577982 ps
T364 /workspace/coverage/default/46.sram_ctrl_partial_access_b2b.1249643027 Mar 21 01:28:33 PM PDT 24 Mar 21 01:35:21 PM PDT 24 7102387748 ps
T365 /workspace/coverage/default/4.sram_ctrl_access_during_key_req.2661166259 Mar 21 01:25:31 PM PDT 24 Mar 21 01:36:12 PM PDT 24 31628397473 ps
T366 /workspace/coverage/default/47.sram_ctrl_multiple_keys.782392770 Mar 21 01:28:39 PM PDT 24 Mar 21 01:43:08 PM PDT 24 6310043530 ps
T367 /workspace/coverage/default/6.sram_ctrl_stress_pipeline.3273513473 Mar 21 01:25:32 PM PDT 24 Mar 21 01:28:15 PM PDT 24 12879146927 ps
T123 /workspace/coverage/default/23.sram_ctrl_partial_access_b2b.2909240391 Mar 21 01:26:20 PM PDT 24 Mar 21 01:36:40 PM PDT 24 361894208693 ps
T368 /workspace/coverage/default/48.sram_ctrl_executable.3615333300 Mar 21 01:28:50 PM PDT 24 Mar 21 01:41:06 PM PDT 24 47672515233 ps
T369 /workspace/coverage/default/7.sram_ctrl_stress_pipeline.1172458912 Mar 21 01:25:30 PM PDT 24 Mar 21 01:29:34 PM PDT 24 4781058192 ps
T370 /workspace/coverage/default/18.sram_ctrl_multiple_keys.124513372 Mar 21 01:26:09 PM PDT 24 Mar 21 01:39:19 PM PDT 24 40674121057 ps
T371 /workspace/coverage/default/41.sram_ctrl_mem_walk.773496981 Mar 21 01:27:55 PM PDT 24 Mar 21 01:30:03 PM PDT 24 9863925101 ps
T372 /workspace/coverage/default/4.sram_ctrl_throughput_w_partial_write.3699748434 Mar 21 01:25:25 PM PDT 24 Mar 21 01:26:48 PM PDT 24 3060199299 ps
T373 /workspace/coverage/default/9.sram_ctrl_smoke.313249914 Mar 21 01:25:38 PM PDT 24 Mar 21 01:25:51 PM PDT 24 3340604380 ps
T102 /workspace/coverage/default/31.sram_ctrl_stress_all_with_rand_reset.490532518 Mar 21 01:26:47 PM PDT 24 Mar 21 01:28:16 PM PDT 24 1327362933 ps
T374 /workspace/coverage/default/40.sram_ctrl_ram_cfg.3151371413 Mar 21 01:27:48 PM PDT 24 Mar 21 01:27:51 PM PDT 24 349387366 ps
T375 /workspace/coverage/default/24.sram_ctrl_regwen.2190076560 Mar 21 01:26:08 PM PDT 24 Mar 21 01:26:50 PM PDT 24 2247339505 ps
T376 /workspace/coverage/default/22.sram_ctrl_mem_walk.4157277222 Mar 21 01:26:12 PM PDT 24 Mar 21 01:30:15 PM PDT 24 4107438955 ps
T377 /workspace/coverage/default/8.sram_ctrl_multiple_keys.1023689281 Mar 21 01:25:30 PM PDT 24 Mar 21 01:30:40 PM PDT 24 15740200343 ps
T378 /workspace/coverage/default/9.sram_ctrl_max_throughput.4137976769 Mar 21 01:25:32 PM PDT 24 Mar 21 01:25:55 PM PDT 24 1859377030 ps
T379 /workspace/coverage/default/20.sram_ctrl_partial_access_b2b.2112007473 Mar 21 01:26:08 PM PDT 24 Mar 21 01:33:18 PM PDT 24 31959907723 ps
T380 /workspace/coverage/default/17.sram_ctrl_multiple_keys.3476847668 Mar 21 01:26:12 PM PDT 24 Mar 21 01:40:59 PM PDT 24 15491431166 ps
T381 /workspace/coverage/default/19.sram_ctrl_smoke.585070434 Mar 21 01:25:58 PM PDT 24 Mar 21 01:26:09 PM PDT 24 3056206716 ps
T382 /workspace/coverage/default/48.sram_ctrl_lc_escalation.702845315 Mar 21 01:28:49 PM PDT 24 Mar 21 01:29:41 PM PDT 24 26457810395 ps
T383 /workspace/coverage/default/36.sram_ctrl_alert_test.159160953 Mar 21 01:27:29 PM PDT 24 Mar 21 01:27:30 PM PDT 24 25792959 ps
T384 /workspace/coverage/default/11.sram_ctrl_stress_all_with_rand_reset.729809161 Mar 21 01:25:26 PM PDT 24 Mar 21 01:26:14 PM PDT 24 6979759288 ps
T385 /workspace/coverage/default/0.sram_ctrl_max_throughput.1876354580 Mar 21 01:25:19 PM PDT 24 Mar 21 01:27:00 PM PDT 24 809895742 ps
T386 /workspace/coverage/default/27.sram_ctrl_regwen.439502065 Mar 21 01:26:27 PM PDT 24 Mar 21 01:42:47 PM PDT 24 10591883695 ps
T387 /workspace/coverage/default/22.sram_ctrl_mem_partial_access.552223238 Mar 21 01:26:10 PM PDT 24 Mar 21 01:28:48 PM PDT 24 27160975598 ps
T388 /workspace/coverage/default/16.sram_ctrl_access_during_key_req.646210369 Mar 21 01:25:57 PM PDT 24 Mar 21 01:42:33 PM PDT 24 7781566989 ps
T389 /workspace/coverage/default/14.sram_ctrl_stress_pipeline.1550536525 Mar 21 01:26:03 PM PDT 24 Mar 21 01:30:37 PM PDT 24 18454635631 ps
T390 /workspace/coverage/default/49.sram_ctrl_max_throughput.80160221 Mar 21 01:28:56 PM PDT 24 Mar 21 01:30:19 PM PDT 24 842487974 ps
T391 /workspace/coverage/default/29.sram_ctrl_max_throughput.589146753 Mar 21 01:26:29 PM PDT 24 Mar 21 01:27:22 PM PDT 24 762820010 ps
T392 /workspace/coverage/default/15.sram_ctrl_regwen.3617730257 Mar 21 01:25:57 PM PDT 24 Mar 21 01:46:29 PM PDT 24 3992124839 ps
T393 /workspace/coverage/default/14.sram_ctrl_regwen.347103306 Mar 21 01:26:05 PM PDT 24 Mar 21 01:39:13 PM PDT 24 32049207315 ps
T394 /workspace/coverage/default/21.sram_ctrl_stress_pipeline.3059485790 Mar 21 01:26:07 PM PDT 24 Mar 21 01:29:09 PM PDT 24 13006935802 ps
T395 /workspace/coverage/default/30.sram_ctrl_max_throughput.859019347 Mar 21 01:26:32 PM PDT 24 Mar 21 01:27:25 PM PDT 24 767005012 ps
T396 /workspace/coverage/default/19.sram_ctrl_max_throughput.4093099442 Mar 21 01:26:06 PM PDT 24 Mar 21 01:27:59 PM PDT 24 3016819157 ps
T397 /workspace/coverage/default/17.sram_ctrl_alert_test.4163011900 Mar 21 01:26:03 PM PDT 24 Mar 21 01:26:04 PM PDT 24 18632783 ps
T398 /workspace/coverage/default/1.sram_ctrl_mem_walk.3659204014 Mar 21 01:25:22 PM PDT 24 Mar 21 01:28:17 PM PDT 24 47200738225 ps
T399 /workspace/coverage/default/41.sram_ctrl_partial_access_b2b.284274986 Mar 21 01:27:56 PM PDT 24 Mar 21 01:33:48 PM PDT 24 5472021714 ps
T400 /workspace/coverage/default/16.sram_ctrl_max_throughput.3887502243 Mar 21 01:26:10 PM PDT 24 Mar 21 01:26:18 PM PDT 24 1410080680 ps
T401 /workspace/coverage/default/13.sram_ctrl_stress_all.2903742413 Mar 21 01:25:39 PM PDT 24 Mar 21 02:22:07 PM PDT 24 518276970656 ps
T402 /workspace/coverage/default/2.sram_ctrl_access_during_key_req.590084603 Mar 21 01:25:23 PM PDT 24 Mar 21 01:35:44 PM PDT 24 22003901207 ps
T403 /workspace/coverage/default/19.sram_ctrl_lc_escalation.4161618027 Mar 21 01:26:09 PM PDT 24 Mar 21 01:27:01 PM PDT 24 9089601894 ps
T404 /workspace/coverage/default/16.sram_ctrl_stress_all.2347631999 Mar 21 01:26:02 PM PDT 24 Mar 21 03:37:31 PM PDT 24 1739200635282 ps
T405 /workspace/coverage/default/10.sram_ctrl_alert_test.1423199751 Mar 21 01:25:53 PM PDT 24 Mar 21 01:25:54 PM PDT 24 16123316 ps
T406 /workspace/coverage/default/34.sram_ctrl_stress_all_with_rand_reset.1173974258 Mar 21 01:27:25 PM PDT 24 Mar 21 01:27:40 PM PDT 24 731898765 ps
T407 /workspace/coverage/default/37.sram_ctrl_ram_cfg.1141772009 Mar 21 01:27:32 PM PDT 24 Mar 21 01:27:35 PM PDT 24 573102913 ps
T408 /workspace/coverage/default/5.sram_ctrl_smoke.115677769 Mar 21 01:25:38 PM PDT 24 Mar 21 01:25:43 PM PDT 24 1384260385 ps
T409 /workspace/coverage/default/8.sram_ctrl_mem_partial_access.3935804475 Mar 21 01:25:36 PM PDT 24 Mar 21 01:27:35 PM PDT 24 3198690164 ps
T410 /workspace/coverage/default/46.sram_ctrl_multiple_keys.3858295732 Mar 21 01:28:30 PM PDT 24 Mar 21 01:42:53 PM PDT 24 14521301584 ps
T411 /workspace/coverage/default/33.sram_ctrl_max_throughput.3673340219 Mar 21 01:26:58 PM PDT 24 Mar 21 01:27:05 PM PDT 24 2701041733 ps
T412 /workspace/coverage/default/35.sram_ctrl_throughput_w_partial_write.1254534092 Mar 21 01:27:25 PM PDT 24 Mar 21 01:29:40 PM PDT 24 5159167176 ps
T413 /workspace/coverage/default/23.sram_ctrl_ram_cfg.2172892477 Mar 21 01:26:17 PM PDT 24 Mar 21 01:26:21 PM PDT 24 356023490 ps
T414 /workspace/coverage/default/40.sram_ctrl_alert_test.3817705456 Mar 21 01:27:48 PM PDT 24 Mar 21 01:27:49 PM PDT 24 14595581 ps
T22 /workspace/coverage/default/2.sram_ctrl_sec_cm.734648202 Mar 21 01:25:34 PM PDT 24 Mar 21 01:25:36 PM PDT 24 230164667 ps
T415 /workspace/coverage/default/6.sram_ctrl_bijection.2320110538 Mar 21 01:25:25 PM PDT 24 Mar 21 02:09:42 PM PDT 24 230164033814 ps
T416 /workspace/coverage/default/39.sram_ctrl_stress_all.4025373411 Mar 21 01:27:37 PM PDT 24 Mar 21 02:17:23 PM PDT 24 415203150881 ps
T417 /workspace/coverage/default/21.sram_ctrl_multiple_keys.2402310040 Mar 21 01:26:13 PM PDT 24 Mar 21 01:38:13 PM PDT 24 30464890360 ps
T418 /workspace/coverage/default/9.sram_ctrl_multiple_keys.3939412193 Mar 21 01:25:33 PM PDT 24 Mar 21 01:38:30 PM PDT 24 26395026162 ps
T419 /workspace/coverage/default/13.sram_ctrl_stress_pipeline.1723248761 Mar 21 01:25:35 PM PDT 24 Mar 21 01:30:02 PM PDT 24 18769506889 ps
T420 /workspace/coverage/default/29.sram_ctrl_stress_all.2567651714 Mar 21 01:26:30 PM PDT 24 Mar 21 01:50:38 PM PDT 24 255993137309 ps
T421 /workspace/coverage/default/14.sram_ctrl_executable.3119864727 Mar 21 01:26:05 PM PDT 24 Mar 21 01:58:51 PM PDT 24 173798671072 ps
T31 /workspace/coverage/default/4.sram_ctrl_sec_cm.3679314041 Mar 21 01:25:25 PM PDT 24 Mar 21 01:25:28 PM PDT 24 251702983 ps
T422 /workspace/coverage/default/4.sram_ctrl_lc_escalation.4004749215 Mar 21 01:25:30 PM PDT 24 Mar 21 01:26:31 PM PDT 24 57310325613 ps
T423 /workspace/coverage/default/20.sram_ctrl_throughput_w_partial_write.3819449195 Mar 21 01:26:01 PM PDT 24 Mar 21 01:26:57 PM PDT 24 749760285 ps
T424 /workspace/coverage/default/14.sram_ctrl_bijection.1296926827 Mar 21 01:25:53 PM PDT 24 Mar 21 02:04:54 PM PDT 24 242012725405 ps
T425 /workspace/coverage/default/26.sram_ctrl_max_throughput.1353498031 Mar 21 01:26:18 PM PDT 24 Mar 21 01:27:39 PM PDT 24 753742894 ps
T426 /workspace/coverage/default/17.sram_ctrl_mem_partial_access.3394016566 Mar 21 01:26:10 PM PDT 24 Mar 21 01:27:18 PM PDT 24 3637032708 ps
T427 /workspace/coverage/default/9.sram_ctrl_mem_partial_access.2669037775 Mar 21 01:25:46 PM PDT 24 Mar 21 01:27:03 PM PDT 24 7595630184 ps
T428 /workspace/coverage/default/34.sram_ctrl_executable.732449087 Mar 21 01:27:00 PM PDT 24 Mar 21 01:45:29 PM PDT 24 229701861802 ps
T429 /workspace/coverage/default/1.sram_ctrl_partial_access_b2b.1354869528 Mar 21 01:25:25 PM PDT 24 Mar 21 01:31:31 PM PDT 24 15464517398 ps
T430 /workspace/coverage/default/12.sram_ctrl_alert_test.873785899 Mar 21 01:25:55 PM PDT 24 Mar 21 01:25:56 PM PDT 24 14280744 ps
T431 /workspace/coverage/default/29.sram_ctrl_throughput_w_partial_write.1132988561 Mar 21 01:26:32 PM PDT 24 Mar 21 01:28:11 PM PDT 24 4041573507 ps
T432 /workspace/coverage/default/25.sram_ctrl_multiple_keys.1875680697 Mar 21 01:26:16 PM PDT 24 Mar 21 01:32:23 PM PDT 24 6944860291 ps
T433 /workspace/coverage/default/44.sram_ctrl_bijection.1297706278 Mar 21 01:28:27 PM PDT 24 Mar 21 02:05:52 PM PDT 24 119645904159 ps
T434 /workspace/coverage/default/18.sram_ctrl_partial_access_b2b.1197324153 Mar 21 01:26:03 PM PDT 24 Mar 21 01:33:58 PM PDT 24 20284805654 ps
T435 /workspace/coverage/default/37.sram_ctrl_throughput_w_partial_write.1078594702 Mar 21 01:27:28 PM PDT 24 Mar 21 01:28:01 PM PDT 24 1501037222 ps
T436 /workspace/coverage/default/24.sram_ctrl_throughput_w_partial_write.3328014910 Mar 21 01:26:18 PM PDT 24 Mar 21 01:27:16 PM PDT 24 7463732177 ps
T437 /workspace/coverage/default/6.sram_ctrl_partial_access.509709031 Mar 21 01:25:38 PM PDT 24 Mar 21 01:27:21 PM PDT 24 1649854540 ps
T438 /workspace/coverage/default/46.sram_ctrl_regwen.2757964461 Mar 21 01:28:40 PM PDT 24 Mar 21 01:44:00 PM PDT 24 28828686835 ps
T32 /workspace/coverage/default/3.sram_ctrl_sec_cm.4016050035 Mar 21 01:25:35 PM PDT 24 Mar 21 01:25:37 PM PDT 24 121077434 ps
T439 /workspace/coverage/default/22.sram_ctrl_regwen.2206696740 Mar 21 01:26:20 PM PDT 24 Mar 21 01:46:09 PM PDT 24 31682581745 ps
T440 /workspace/coverage/default/8.sram_ctrl_regwen.185616878 Mar 21 01:25:25 PM PDT 24 Mar 21 01:35:21 PM PDT 24 84531995530 ps
T441 /workspace/coverage/default/40.sram_ctrl_regwen.3110147840 Mar 21 01:27:47 PM PDT 24 Mar 21 01:39:27 PM PDT 24 22446539132 ps
T442 /workspace/coverage/default/25.sram_ctrl_throughput_w_partial_write.1927213090 Mar 21 01:26:12 PM PDT 24 Mar 21 01:28:57 PM PDT 24 822950368 ps
T443 /workspace/coverage/default/43.sram_ctrl_multiple_keys.2742498018 Mar 21 01:28:04 PM PDT 24 Mar 21 01:47:13 PM PDT 24 12577769775 ps
T444 /workspace/coverage/default/2.sram_ctrl_stress_pipeline.746402118 Mar 21 01:25:36 PM PDT 24 Mar 21 01:29:13 PM PDT 24 14755826721 ps
T445 /workspace/coverage/default/19.sram_ctrl_stress_pipeline.1781737996 Mar 21 01:26:05 PM PDT 24 Mar 21 01:33:21 PM PDT 24 22820652999 ps
T446 /workspace/coverage/default/11.sram_ctrl_stress_all.2460799639 Mar 21 01:25:25 PM PDT 24 Mar 21 02:24:48 PM PDT 24 149937217376 ps
T447 /workspace/coverage/default/9.sram_ctrl_lc_escalation.2409590269 Mar 21 01:25:33 PM PDT 24 Mar 21 01:27:30 PM PDT 24 75506938390 ps
T448 /workspace/coverage/default/29.sram_ctrl_smoke.2138341071 Mar 21 01:26:27 PM PDT 24 Mar 21 01:26:34 PM PDT 24 2832662315 ps
T449 /workspace/coverage/default/36.sram_ctrl_access_during_key_req.3880915785 Mar 21 01:27:29 PM PDT 24 Mar 21 02:02:45 PM PDT 24 36238682863 ps
T450 /workspace/coverage/default/18.sram_ctrl_stress_pipeline.268934403 Mar 21 01:26:01 PM PDT 24 Mar 21 01:32:38 PM PDT 24 24728755850 ps
T451 /workspace/coverage/default/1.sram_ctrl_stress_all_with_rand_reset.219099653 Mar 21 01:25:29 PM PDT 24 Mar 21 01:26:13 PM PDT 24 5274227656 ps
T452 /workspace/coverage/default/23.sram_ctrl_throughput_w_partial_write.2904814814 Mar 21 01:26:13 PM PDT 24 Mar 21 01:26:28 PM PDT 24 765218524 ps
T453 /workspace/coverage/default/4.sram_ctrl_stress_pipeline.566611209 Mar 21 01:25:26 PM PDT 24 Mar 21 01:29:28 PM PDT 24 17297125168 ps
T454 /workspace/coverage/default/48.sram_ctrl_mem_partial_access.455615598 Mar 21 01:28:57 PM PDT 24 Mar 21 01:30:15 PM PDT 24 4822308514 ps
T455 /workspace/coverage/default/13.sram_ctrl_mem_partial_access.3265573123 Mar 21 01:25:47 PM PDT 24 Mar 21 01:27:07 PM PDT 24 9851387283 ps
T456 /workspace/coverage/default/6.sram_ctrl_multiple_keys.1567137647 Mar 21 01:25:33 PM PDT 24 Mar 21 01:38:16 PM PDT 24 23146953609 ps
T457 /workspace/coverage/default/8.sram_ctrl_alert_test.2246107870 Mar 21 01:25:33 PM PDT 24 Mar 21 01:25:34 PM PDT 24 33268536 ps
T458 /workspace/coverage/default/3.sram_ctrl_executable.2274195699 Mar 21 01:25:34 PM PDT 24 Mar 21 01:44:46 PM PDT 24 63602635378 ps
T459 /workspace/coverage/default/11.sram_ctrl_executable.1882803789 Mar 21 01:25:38 PM PDT 24 Mar 21 01:33:30 PM PDT 24 15504220103 ps
T460 /workspace/coverage/default/3.sram_ctrl_partial_access_b2b.3568008590 Mar 21 01:25:26 PM PDT 24 Mar 21 01:33:03 PM PDT 24 21703839449 ps
T461 /workspace/coverage/default/24.sram_ctrl_stress_pipeline.3260249712 Mar 21 01:26:15 PM PDT 24 Mar 21 01:30:02 PM PDT 24 6993643217 ps
T462 /workspace/coverage/default/27.sram_ctrl_alert_test.1910636615 Mar 21 01:26:20 PM PDT 24 Mar 21 01:26:21 PM PDT 24 41737449 ps
T463 /workspace/coverage/default/16.sram_ctrl_multiple_keys.271595865 Mar 21 01:25:36 PM PDT 24 Mar 21 01:31:28 PM PDT 24 8558142815 ps
T464 /workspace/coverage/default/12.sram_ctrl_mem_walk.2063536653 Mar 21 01:25:44 PM PDT 24 Mar 21 01:31:14 PM PDT 24 20641201547 ps
T465 /workspace/coverage/default/12.sram_ctrl_lc_escalation.3125096388 Mar 21 01:26:10 PM PDT 24 Mar 21 01:26:24 PM PDT 24 3350822393 ps
T466 /workspace/coverage/default/43.sram_ctrl_throughput_w_partial_write.3807646190 Mar 21 01:28:12 PM PDT 24 Mar 21 01:29:42 PM PDT 24 804944077 ps
T467 /workspace/coverage/default/49.sram_ctrl_smoke.2785431956 Mar 21 01:28:58 PM PDT 24 Mar 21 01:31:00 PM PDT 24 3611681773 ps
T468 /workspace/coverage/default/24.sram_ctrl_ram_cfg.126468535 Mar 21 01:26:12 PM PDT 24 Mar 21 01:26:16 PM PDT 24 2799506713 ps
T469 /workspace/coverage/default/41.sram_ctrl_throughput_w_partial_write.2914835225 Mar 21 01:27:54 PM PDT 24 Mar 21 01:28:30 PM PDT 24 3068598104 ps
T470 /workspace/coverage/default/23.sram_ctrl_mem_partial_access.3672946273 Mar 21 01:26:13 PM PDT 24 Mar 21 01:28:46 PM PDT 24 17354922739 ps
T471 /workspace/coverage/default/42.sram_ctrl_regwen.231536507 Mar 21 01:28:08 PM PDT 24 Mar 21 01:55:50 PM PDT 24 80491430744 ps
T472 /workspace/coverage/default/40.sram_ctrl_partial_access_b2b.3014735745 Mar 21 01:27:49 PM PDT 24 Mar 21 01:33:34 PM PDT 24 7366488145 ps
T473 /workspace/coverage/default/39.sram_ctrl_max_throughput.1296874597 Mar 21 01:27:38 PM PDT 24 Mar 21 01:27:57 PM PDT 24 1403349699 ps
T474 /workspace/coverage/default/45.sram_ctrl_stress_pipeline.2207119166 Mar 21 01:28:31 PM PDT 24 Mar 21 01:33:55 PM PDT 24 16108229057 ps
T475 /workspace/coverage/default/34.sram_ctrl_bijection.3462750763 Mar 21 01:26:59 PM PDT 24 Mar 21 01:37:38 PM PDT 24 14423928182 ps
T476 /workspace/coverage/default/35.sram_ctrl_smoke.3618499597 Mar 21 01:27:26 PM PDT 24 Mar 21 01:27:40 PM PDT 24 978366442 ps
T477 /workspace/coverage/default/29.sram_ctrl_lc_escalation.76009047 Mar 21 01:26:30 PM PDT 24 Mar 21 01:27:11 PM PDT 24 25186426765 ps
T478 /workspace/coverage/default/26.sram_ctrl_partial_access.3426630889 Mar 21 01:26:15 PM PDT 24 Mar 21 01:28:41 PM PDT 24 5166520020 ps
T479 /workspace/coverage/default/25.sram_ctrl_bijection.2052128064 Mar 21 01:26:18 PM PDT 24 Mar 21 02:01:17 PM PDT 24 66286423774 ps
T480 /workspace/coverage/default/27.sram_ctrl_max_throughput.449244452 Mar 21 01:26:12 PM PDT 24 Mar 21 01:26:31 PM PDT 24 6967075597 ps
T481 /workspace/coverage/default/18.sram_ctrl_stress_all.3716582848 Mar 21 01:26:08 PM PDT 24 Mar 21 02:11:35 PM PDT 24 47216802808 ps
T482 /workspace/coverage/default/46.sram_ctrl_stress_all.3724427383 Mar 21 01:28:43 PM PDT 24 Mar 21 03:19:12 PM PDT 24 131265880999 ps
T483 /workspace/coverage/default/10.sram_ctrl_lc_escalation.1485416129 Mar 21 01:25:38 PM PDT 24 Mar 21 01:27:00 PM PDT 24 48020354500 ps
T484 /workspace/coverage/default/13.sram_ctrl_throughput_w_partial_write.2998894739 Mar 21 01:25:59 PM PDT 24 Mar 21 01:26:06 PM PDT 24 3716756728 ps
T485 /workspace/coverage/default/33.sram_ctrl_stress_all.3394940851 Mar 21 01:27:00 PM PDT 24 Mar 21 02:09:29 PM PDT 24 499519127812 ps
T486 /workspace/coverage/default/29.sram_ctrl_alert_test.791852734 Mar 21 01:26:41 PM PDT 24 Mar 21 01:26:42 PM PDT 24 44914173 ps
T487 /workspace/coverage/default/15.sram_ctrl_alert_test.2573614926 Mar 21 01:25:50 PM PDT 24 Mar 21 01:25:51 PM PDT 24 58552590 ps
T488 /workspace/coverage/default/37.sram_ctrl_regwen.1879543145 Mar 21 01:27:31 PM PDT 24 Mar 21 01:43:02 PM PDT 24 15301370620 ps
T489 /workspace/coverage/default/16.sram_ctrl_partial_access_b2b.4177571799 Mar 21 01:26:03 PM PDT 24 Mar 21 01:31:17 PM PDT 24 13473334577 ps
T490 /workspace/coverage/default/0.sram_ctrl_lc_escalation.2693026246 Mar 21 01:25:15 PM PDT 24 Mar 21 01:26:33 PM PDT 24 26653941523 ps
T491 /workspace/coverage/default/47.sram_ctrl_regwen.3949085157 Mar 21 01:28:47 PM PDT 24 Mar 21 01:35:18 PM PDT 24 13001785969 ps
T492 /workspace/coverage/default/44.sram_ctrl_alert_test.1447581284 Mar 21 01:28:22 PM PDT 24 Mar 21 01:28:23 PM PDT 24 40824145 ps
T493 /workspace/coverage/default/21.sram_ctrl_bijection.2621534332 Mar 21 01:26:07 PM PDT 24 Mar 21 01:44:05 PM PDT 24 16567118748 ps
T494 /workspace/coverage/default/24.sram_ctrl_stress_all.2912906570 Mar 21 01:26:23 PM PDT 24 Mar 21 02:55:55 PM PDT 24 371165289745 ps
T495 /workspace/coverage/default/29.sram_ctrl_mem_partial_access.662772644 Mar 21 01:26:35 PM PDT 24 Mar 21 01:27:55 PM PDT 24 26110534070 ps
T496 /workspace/coverage/default/19.sram_ctrl_mem_partial_access.2488443153 Mar 21 01:26:12 PM PDT 24 Mar 21 01:27:27 PM PDT 24 2353640757 ps
T497 /workspace/coverage/default/28.sram_ctrl_mem_walk.2532521345 Mar 21 01:26:22 PM PDT 24 Mar 21 01:31:28 PM PDT 24 18643471012 ps
T498 /workspace/coverage/default/3.sram_ctrl_stress_all.1870746885 Mar 21 01:25:33 PM PDT 24 Mar 21 02:06:19 PM PDT 24 24389290807 ps
T499 /workspace/coverage/default/29.sram_ctrl_partial_access.3344428760 Mar 21 01:26:26 PM PDT 24 Mar 21 01:26:31 PM PDT 24 1455642686 ps
T500 /workspace/coverage/default/28.sram_ctrl_max_throughput.2864471552 Mar 21 01:26:24 PM PDT 24 Mar 21 01:28:43 PM PDT 24 5829521813 ps
T501 /workspace/coverage/default/42.sram_ctrl_smoke.2378087220 Mar 21 01:27:54 PM PDT 24 Mar 21 01:28:20 PM PDT 24 5675375741 ps
T502 /workspace/coverage/default/32.sram_ctrl_multiple_keys.2165858601 Mar 21 01:26:50 PM PDT 24 Mar 21 01:39:23 PM PDT 24 25232178609 ps
T503 /workspace/coverage/default/10.sram_ctrl_ram_cfg.3888094714 Mar 21 01:25:57 PM PDT 24 Mar 21 01:26:00 PM PDT 24 346823672 ps
T504 /workspace/coverage/default/49.sram_ctrl_lc_escalation.1463958584 Mar 21 01:28:56 PM PDT 24 Mar 21 01:29:56 PM PDT 24 10650533427 ps
T505 /workspace/coverage/default/20.sram_ctrl_stress_pipeline.1391500593 Mar 21 01:25:57 PM PDT 24 Mar 21 01:28:37 PM PDT 24 13250334838 ps
T506 /workspace/coverage/default/12.sram_ctrl_ram_cfg.3820267462 Mar 21 01:25:44 PM PDT 24 Mar 21 01:25:48 PM PDT 24 2805046762 ps
T507 /workspace/coverage/default/26.sram_ctrl_smoke.4045578714 Mar 21 01:26:24 PM PDT 24 Mar 21 01:26:33 PM PDT 24 728787761 ps
T508 /workspace/coverage/default/44.sram_ctrl_access_during_key_req.1497293422 Mar 21 01:28:23 PM PDT 24 Mar 21 01:42:18 PM PDT 24 17576789694 ps
T509 /workspace/coverage/default/48.sram_ctrl_mem_walk.1098770365 Mar 21 01:28:55 PM PDT 24 Mar 21 01:34:08 PM PDT 24 82542491863 ps
T510 /workspace/coverage/default/15.sram_ctrl_throughput_w_partial_write.3760503761 Mar 21 01:25:52 PM PDT 24 Mar 21 01:25:58 PM PDT 24 2657356039 ps
T511 /workspace/coverage/default/15.sram_ctrl_access_during_key_req.1666971750 Mar 21 01:25:55 PM PDT 24 Mar 21 01:46:12 PM PDT 24 48572204040 ps
T512 /workspace/coverage/default/43.sram_ctrl_access_during_key_req.3923600312 Mar 21 01:28:13 PM PDT 24 Mar 21 01:57:09 PM PDT 24 25601875770 ps
T513 /workspace/coverage/default/1.sram_ctrl_executable.2114250240 Mar 21 01:25:19 PM PDT 24 Mar 21 01:41:07 PM PDT 24 16706280174 ps
T514 /workspace/coverage/default/33.sram_ctrl_partial_access.1979594777 Mar 21 01:26:57 PM PDT 24 Mar 21 01:27:09 PM PDT 24 787035742 ps
T515 /workspace/coverage/default/3.sram_ctrl_multiple_keys.2902431845 Mar 21 01:25:30 PM PDT 24 Mar 21 01:41:52 PM PDT 24 17215112869 ps
T516 /workspace/coverage/default/4.sram_ctrl_partial_access.803796788 Mar 21 01:25:27 PM PDT 24 Mar 21 01:25:36 PM PDT 24 2100392059 ps
T517 /workspace/coverage/default/38.sram_ctrl_mem_walk.1145300316 Mar 21 01:27:37 PM PDT 24 Mar 21 01:30:01 PM PDT 24 6894607042 ps
T518 /workspace/coverage/default/18.sram_ctrl_stress_all_with_rand_reset.537660376 Mar 21 01:26:00 PM PDT 24 Mar 21 01:26:09 PM PDT 24 1516618280 ps
T519 /workspace/coverage/default/49.sram_ctrl_access_during_key_req.475856647 Mar 21 01:28:56 PM PDT 24 Mar 21 01:53:16 PM PDT 24 32373255399 ps
T520 /workspace/coverage/default/1.sram_ctrl_mem_partial_access.1142999836 Mar 21 01:25:16 PM PDT 24 Mar 21 01:26:33 PM PDT 24 2672577633 ps
T521 /workspace/coverage/default/16.sram_ctrl_regwen.2917145703 Mar 21 01:26:00 PM PDT 24 Mar 21 01:41:37 PM PDT 24 11921170001 ps
T522 /workspace/coverage/default/41.sram_ctrl_lc_escalation.3079465073 Mar 21 01:27:54 PM PDT 24 Mar 21 01:28:38 PM PDT 24 30712825230 ps
T523 /workspace/coverage/default/24.sram_ctrl_partial_access_b2b.698416471 Mar 21 01:26:10 PM PDT 24 Mar 21 01:32:16 PM PDT 24 28997880353 ps
T524 /workspace/coverage/default/26.sram_ctrl_throughput_w_partial_write.2517645787 Mar 21 01:26:13 PM PDT 24 Mar 21 01:28:04 PM PDT 24 1106114742 ps
T525 /workspace/coverage/default/12.sram_ctrl_stress_pipeline.2376005367 Mar 21 01:25:57 PM PDT 24 Mar 21 01:31:22 PM PDT 24 18698306322 ps
T526 /workspace/coverage/default/45.sram_ctrl_lc_escalation.4120087024 Mar 21 01:28:32 PM PDT 24 Mar 21 01:28:50 PM PDT 24 6657144194 ps
T527 /workspace/coverage/default/3.sram_ctrl_stress_all_with_rand_reset.188284874 Mar 21 01:25:21 PM PDT 24 Mar 21 01:26:21 PM PDT 24 1338827675 ps
T528 /workspace/coverage/default/29.sram_ctrl_executable.2668545840 Mar 21 01:26:37 PM PDT 24 Mar 21 01:44:02 PM PDT 24 86870735059 ps
T529 /workspace/coverage/default/1.sram_ctrl_max_throughput.654797303 Mar 21 01:25:22 PM PDT 24 Mar 21 01:25:38 PM PDT 24 948872565 ps
T530 /workspace/coverage/default/39.sram_ctrl_alert_test.926017756 Mar 21 01:27:48 PM PDT 24 Mar 21 01:27:48 PM PDT 24 28561502 ps
T531 /workspace/coverage/default/34.sram_ctrl_mem_walk.2494304874 Mar 21 01:27:25 PM PDT 24 Mar 21 01:31:49 PM PDT 24 16413664036 ps
T532 /workspace/coverage/default/21.sram_ctrl_executable.3938196075 Mar 21 01:26:04 PM PDT 24 Mar 21 01:50:43 PM PDT 24 157135410759 ps
T533 /workspace/coverage/default/15.sram_ctrl_ram_cfg.4107197689 Mar 21 01:26:09 PM PDT 24 Mar 21 01:26:14 PM PDT 24 1679129622 ps
T534 /workspace/coverage/default/23.sram_ctrl_smoke.403065340 Mar 21 01:26:18 PM PDT 24 Mar 21 01:26:30 PM PDT 24 1641248453 ps
T535 /workspace/coverage/default/38.sram_ctrl_ram_cfg.1859139714 Mar 21 01:27:35 PM PDT 24 Mar 21 01:27:39 PM PDT 24 1341564536 ps
T536 /workspace/coverage/default/30.sram_ctrl_regwen.500942816 Mar 21 01:26:31 PM PDT 24 Mar 21 01:37:26 PM PDT 24 21611116666 ps
T537 /workspace/coverage/default/37.sram_ctrl_multiple_keys.1947304965 Mar 21 01:27:29 PM PDT 24 Mar 21 01:48:13 PM PDT 24 23678022135 ps
T538 /workspace/coverage/default/17.sram_ctrl_mem_walk.3796712185 Mar 21 01:26:07 PM PDT 24 Mar 21 01:30:24 PM PDT 24 6159488152 ps
T539 /workspace/coverage/default/19.sram_ctrl_regwen.4065404507 Mar 21 01:26:12 PM PDT 24 Mar 21 01:42:11 PM PDT 24 39989571869 ps
T540 /workspace/coverage/default/43.sram_ctrl_stress_pipeline.2824282445 Mar 21 01:28:13 PM PDT 24 Mar 21 01:34:17 PM PDT 24 5763036596 ps
T541 /workspace/coverage/default/45.sram_ctrl_multiple_keys.2185526839 Mar 21 01:28:24 PM PDT 24 Mar 21 01:39:57 PM PDT 24 30902873968 ps
0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%