Tests
dashboard | hierarchy | modlist | groups | tests | asserts
Total Coverage Summary 
SCORELINECONDTOGGLEFSMBRANCHASSERTGROUP
99.09 99.81 96.99 100.00 100.00 98.60 99.70 98.52


Total test records in report: 1035
tests.html | tests1.html | tests2.html | tests3.html | tests4.html | tests5.html | tests6.html | tests7.html | tests8.html | tests9.html | tests10.html | tests11.html | tests12.html | tests13.html | tests14.html | tests15.html | tests16.html | tests17.html | tests18.html | tests19.html | tests20.html | tests21.html
T300 /workspace/coverage/default/16.sram_ctrl_stress_all.1346159827 May 05 12:49:15 PM PDT 24 May 05 01:41:31 PM PDT 24 262506934594 ps
T301 /workspace/coverage/default/6.sram_ctrl_max_throughput.1132810834 May 05 12:48:13 PM PDT 24 May 05 12:48:21 PM PDT 24 683409165 ps
T302 /workspace/coverage/default/41.sram_ctrl_partial_access_b2b.3550535025 May 05 12:54:44 PM PDT 24 May 05 01:01:14 PM PDT 24 24579823021 ps
T303 /workspace/coverage/default/26.sram_ctrl_executable.1572223904 May 05 12:51:07 PM PDT 24 May 05 12:58:38 PM PDT 24 56586112772 ps
T304 /workspace/coverage/default/19.sram_ctrl_partial_access_b2b.1709749069 May 05 12:49:42 PM PDT 24 May 05 12:56:34 PM PDT 24 29488363585 ps
T305 /workspace/coverage/default/22.sram_ctrl_smoke.1330044074 May 05 12:50:13 PM PDT 24 May 05 12:50:22 PM PDT 24 3106559121 ps
T306 /workspace/coverage/default/37.sram_ctrl_multiple_keys.639503897 May 05 12:53:47 PM PDT 24 May 05 01:15:54 PM PDT 24 22907145777 ps
T30 /workspace/coverage/default/1.sram_ctrl_sec_cm.4155986561 May 05 12:47:56 PM PDT 24 May 05 12:48:00 PM PDT 24 1153641564 ps
T307 /workspace/coverage/default/45.sram_ctrl_max_throughput.2942784965 May 05 12:55:45 PM PDT 24 May 05 12:57:46 PM PDT 24 1123022294 ps
T308 /workspace/coverage/default/39.sram_ctrl_stress_all.2525138528 May 05 12:54:28 PM PDT 24 May 05 03:43:43 PM PDT 24 2037638405440 ps
T309 /workspace/coverage/default/45.sram_ctrl_stress_all.792055374 May 05 12:55:51 PM PDT 24 May 05 01:20:14 PM PDT 24 108250098187 ps
T310 /workspace/coverage/default/45.sram_ctrl_executable.849911530 May 05 12:55:50 PM PDT 24 May 05 01:15:28 PM PDT 24 57454251349 ps
T311 /workspace/coverage/default/42.sram_ctrl_stress_pipeline.686895459 May 05 12:54:56 PM PDT 24 May 05 12:58:27 PM PDT 24 5577710042 ps
T312 /workspace/coverage/default/31.sram_ctrl_stress_all.3231061774 May 05 12:52:26 PM PDT 24 May 05 02:42:48 PM PDT 24 186908968661 ps
T313 /workspace/coverage/default/17.sram_ctrl_stress_all.2119178801 May 05 12:49:21 PM PDT 24 May 05 02:20:57 PM PDT 24 340295915067 ps
T314 /workspace/coverage/default/1.sram_ctrl_alert_test.3350803002 May 05 12:47:53 PM PDT 24 May 05 12:47:55 PM PDT 24 84118629 ps
T315 /workspace/coverage/default/4.sram_ctrl_mem_partial_access.3394066927 May 05 12:48:09 PM PDT 24 May 05 12:49:16 PM PDT 24 3821519930 ps
T316 /workspace/coverage/default/9.sram_ctrl_stress_pipeline.1789710815 May 05 12:48:22 PM PDT 24 May 05 12:53:57 PM PDT 24 24104828275 ps
T317 /workspace/coverage/default/7.sram_ctrl_max_throughput.214561860 May 05 12:48:13 PM PDT 24 May 05 12:49:46 PM PDT 24 1623569319 ps
T318 /workspace/coverage/default/29.sram_ctrl_max_throughput.197483602 May 05 12:51:43 PM PDT 24 May 05 12:52:21 PM PDT 24 776558849 ps
T319 /workspace/coverage/default/24.sram_ctrl_partial_access.1442606070 May 05 12:50:37 PM PDT 24 May 05 12:50:58 PM PDT 24 5389484625 ps
T320 /workspace/coverage/default/6.sram_ctrl_mem_partial_access.4076304565 May 05 12:48:13 PM PDT 24 May 05 12:49:27 PM PDT 24 2384040471 ps
T321 /workspace/coverage/default/21.sram_ctrl_partial_access.2081869029 May 05 12:50:03 PM PDT 24 May 05 12:50:10 PM PDT 24 1524368554 ps
T322 /workspace/coverage/default/10.sram_ctrl_alert_test.3318418410 May 05 12:48:28 PM PDT 24 May 05 12:48:30 PM PDT 24 41553957 ps
T323 /workspace/coverage/default/32.sram_ctrl_bijection.2544707531 May 05 12:52:26 PM PDT 24 May 05 01:16:27 PM PDT 24 92659376337 ps
T324 /workspace/coverage/default/7.sram_ctrl_multiple_keys.277563654 May 05 12:48:13 PM PDT 24 May 05 12:50:45 PM PDT 24 1109046741 ps
T325 /workspace/coverage/default/29.sram_ctrl_stress_all.2262510632 May 05 12:51:54 PM PDT 24 May 05 02:13:47 PM PDT 24 136835550567 ps
T326 /workspace/coverage/default/15.sram_ctrl_stress_all_with_rand_reset.2290152275 May 05 12:49:05 PM PDT 24 May 05 12:49:15 PM PDT 24 294121151 ps
T327 /workspace/coverage/default/34.sram_ctrl_mem_partial_access.1630388200 May 05 12:53:09 PM PDT 24 May 05 12:54:21 PM PDT 24 2688073966 ps
T328 /workspace/coverage/default/28.sram_ctrl_max_throughput.4284321257 May 05 12:51:32 PM PDT 24 May 05 12:51:52 PM PDT 24 2722706863 ps
T329 /workspace/coverage/default/28.sram_ctrl_executable.1868398572 May 05 12:51:32 PM PDT 24 May 05 01:05:53 PM PDT 24 55659823658 ps
T330 /workspace/coverage/default/14.sram_ctrl_stress_pipeline.1832006891 May 05 12:48:53 PM PDT 24 May 05 12:52:25 PM PDT 24 7598404322 ps
T331 /workspace/coverage/default/48.sram_ctrl_mem_walk.843902338 May 05 12:56:34 PM PDT 24 May 05 01:01:00 PM PDT 24 14365184569 ps
T332 /workspace/coverage/default/40.sram_ctrl_bijection.2869823699 May 05 12:54:27 PM PDT 24 May 05 01:32:34 PM PDT 24 149365186329 ps
T333 /workspace/coverage/default/10.sram_ctrl_multiple_keys.175525811 May 05 12:48:26 PM PDT 24 May 05 01:02:40 PM PDT 24 71349250883 ps
T334 /workspace/coverage/default/48.sram_ctrl_bijection.3297399824 May 05 12:56:23 PM PDT 24 May 05 01:24:01 PM PDT 24 109039651979 ps
T335 /workspace/coverage/default/32.sram_ctrl_executable.2565862220 May 05 12:52:38 PM PDT 24 May 05 12:59:10 PM PDT 24 28007994982 ps
T336 /workspace/coverage/default/21.sram_ctrl_bijection.348809721 May 05 12:49:59 PM PDT 24 May 05 01:12:29 PM PDT 24 122453117201 ps
T337 /workspace/coverage/default/40.sram_ctrl_stress_all.941236814 May 05 12:54:41 PM PDT 24 May 05 01:56:34 PM PDT 24 68650341480 ps
T338 /workspace/coverage/default/32.sram_ctrl_stress_all.816884716 May 05 12:52:47 PM PDT 24 May 05 01:28:46 PM PDT 24 23367350500 ps
T339 /workspace/coverage/default/5.sram_ctrl_smoke.4112108267 May 05 12:48:08 PM PDT 24 May 05 12:48:19 PM PDT 24 876239416 ps
T340 /workspace/coverage/default/48.sram_ctrl_executable.95150213 May 05 12:56:29 PM PDT 24 May 05 01:10:05 PM PDT 24 32844027458 ps
T341 /workspace/coverage/default/30.sram_ctrl_partial_access.2467871487 May 05 12:51:54 PM PDT 24 May 05 12:52:15 PM PDT 24 446617294 ps
T342 /workspace/coverage/default/25.sram_ctrl_regwen.1388333835 May 05 12:50:54 PM PDT 24 May 05 01:00:11 PM PDT 24 17377591931 ps
T343 /workspace/coverage/default/11.sram_ctrl_throughput_w_partial_write.1559256316 May 05 12:48:40 PM PDT 24 May 05 12:48:49 PM PDT 24 2821736162 ps
T344 /workspace/coverage/default/46.sram_ctrl_alert_test.1616703769 May 05 12:56:09 PM PDT 24 May 05 12:56:10 PM PDT 24 18000071 ps
T345 /workspace/coverage/default/35.sram_ctrl_mem_partial_access.2478297553 May 05 12:53:30 PM PDT 24 May 05 12:54:43 PM PDT 24 2624377287 ps
T346 /workspace/coverage/default/14.sram_ctrl_throughput_w_partial_write.3312858269 May 05 12:48:55 PM PDT 24 May 05 12:49:05 PM PDT 24 997170144 ps
T347 /workspace/coverage/default/8.sram_ctrl_throughput_w_partial_write.4065817192 May 05 12:48:18 PM PDT 24 May 05 12:48:34 PM PDT 24 1036467914 ps
T348 /workspace/coverage/default/40.sram_ctrl_smoke.1182401958 May 05 12:54:27 PM PDT 24 May 05 12:54:41 PM PDT 24 3914275607 ps
T349 /workspace/coverage/default/16.sram_ctrl_max_throughput.3408295462 May 05 12:49:11 PM PDT 24 May 05 12:49:31 PM PDT 24 801903424 ps
T350 /workspace/coverage/default/14.sram_ctrl_ram_cfg.1032797918 May 05 12:48:56 PM PDT 24 May 05 12:49:01 PM PDT 24 3354872795 ps
T351 /workspace/coverage/default/15.sram_ctrl_smoke.236917676 May 05 12:49:00 PM PDT 24 May 05 12:49:24 PM PDT 24 2736567738 ps
T352 /workspace/coverage/default/8.sram_ctrl_bijection.2751071470 May 05 12:48:23 PM PDT 24 May 05 01:13:58 PM PDT 24 78000468930 ps
T353 /workspace/coverage/default/7.sram_ctrl_bijection.3941017720 May 05 12:48:17 PM PDT 24 May 05 01:15:47 PM PDT 24 26309867346 ps
T354 /workspace/coverage/default/35.sram_ctrl_regwen.3641727542 May 05 12:53:26 PM PDT 24 May 05 01:08:13 PM PDT 24 21754443942 ps
T355 /workspace/coverage/default/48.sram_ctrl_throughput_w_partial_write.1768816735 May 05 12:56:28 PM PDT 24 May 05 12:56:35 PM PDT 24 703451514 ps
T356 /workspace/coverage/default/15.sram_ctrl_executable.925360808 May 05 12:49:07 PM PDT 24 May 05 01:02:01 PM PDT 24 12761884922 ps
T357 /workspace/coverage/default/38.sram_ctrl_throughput_w_partial_write.3654383609 May 05 12:54:02 PM PDT 24 May 05 12:56:29 PM PDT 24 1601132632 ps
T358 /workspace/coverage/default/16.sram_ctrl_stress_all_with_rand_reset.271256885 May 05 12:49:11 PM PDT 24 May 05 12:49:53 PM PDT 24 6210363705 ps
T359 /workspace/coverage/default/34.sram_ctrl_stress_all.1386171923 May 05 12:53:14 PM PDT 24 May 05 01:52:54 PM PDT 24 188134791198 ps
T360 /workspace/coverage/default/26.sram_ctrl_bijection.3158744693 May 05 12:51:01 PM PDT 24 May 05 12:59:37 PM PDT 24 83098857673 ps
T361 /workspace/coverage/default/14.sram_ctrl_mem_walk.4156551588 May 05 12:48:54 PM PDT 24 May 05 12:51:31 PM PDT 24 42952864873 ps
T362 /workspace/coverage/default/47.sram_ctrl_multiple_keys.1964588847 May 05 12:56:09 PM PDT 24 May 05 01:14:26 PM PDT 24 15591637802 ps
T363 /workspace/coverage/default/22.sram_ctrl_lc_escalation.1075567181 May 05 12:50:19 PM PDT 24 May 05 12:51:08 PM PDT 24 8185569573 ps
T364 /workspace/coverage/default/36.sram_ctrl_max_throughput.3084186567 May 05 12:53:36 PM PDT 24 May 05 12:55:31 PM PDT 24 1622015740 ps
T365 /workspace/coverage/default/34.sram_ctrl_lc_escalation.3223241809 May 05 12:53:04 PM PDT 24 May 05 12:53:54 PM PDT 24 14875915433 ps
T366 /workspace/coverage/default/13.sram_ctrl_alert_test.94311855 May 05 12:48:49 PM PDT 24 May 05 12:48:50 PM PDT 24 30087115 ps
T367 /workspace/coverage/default/0.sram_ctrl_max_throughput.616533799 May 05 12:47:51 PM PDT 24 May 05 12:48:43 PM PDT 24 4318582977 ps
T368 /workspace/coverage/default/28.sram_ctrl_bijection.3074477225 May 05 12:51:26 PM PDT 24 May 05 01:17:28 PM PDT 24 69175424309 ps
T369 /workspace/coverage/default/16.sram_ctrl_regwen.1305003613 May 05 12:49:10 PM PDT 24 May 05 12:51:08 PM PDT 24 3710146319 ps
T370 /workspace/coverage/default/44.sram_ctrl_mem_walk.258975020 May 05 12:55:32 PM PDT 24 May 05 12:59:37 PM PDT 24 3942921990 ps
T371 /workspace/coverage/default/23.sram_ctrl_lc_escalation.1763266282 May 05 12:50:27 PM PDT 24 May 05 12:51:22 PM PDT 24 32860836946 ps
T372 /workspace/coverage/default/37.sram_ctrl_stress_all.2542196650 May 05 12:53:58 PM PDT 24 May 05 01:33:22 PM PDT 24 50467399655 ps
T107 /workspace/coverage/default/38.sram_ctrl_stress_all_with_rand_reset.836035926 May 05 12:54:13 PM PDT 24 May 05 12:55:14 PM PDT 24 4623532793 ps
T373 /workspace/coverage/default/22.sram_ctrl_partial_access_b2b.1725415643 May 05 12:50:13 PM PDT 24 May 05 12:55:36 PM PDT 24 50903078549 ps
T374 /workspace/coverage/default/29.sram_ctrl_mem_walk.3978150789 May 05 12:51:47 PM PDT 24 May 05 12:55:46 PM PDT 24 43750286004 ps
T375 /workspace/coverage/default/39.sram_ctrl_stress_all_with_rand_reset.3056807298 May 05 12:54:24 PM PDT 24 May 05 12:55:36 PM PDT 24 1811332165 ps
T376 /workspace/coverage/default/35.sram_ctrl_stress_all.1290525880 May 05 12:53:29 PM PDT 24 May 05 02:39:25 PM PDT 24 209319835056 ps
T377 /workspace/coverage/default/38.sram_ctrl_executable.4176192461 May 05 12:54:02 PM PDT 24 May 05 01:06:18 PM PDT 24 11968511028 ps
T378 /workspace/coverage/default/42.sram_ctrl_partial_access_b2b.4131706856 May 05 12:54:56 PM PDT 24 May 05 12:58:59 PM PDT 24 46242867981 ps
T379 /workspace/coverage/default/31.sram_ctrl_lc_escalation.3434225245 May 05 12:52:12 PM PDT 24 May 05 12:53:37 PM PDT 24 41360742376 ps
T380 /workspace/coverage/default/43.sram_ctrl_stress_all.3963191498 May 05 12:55:17 PM PDT 24 May 05 02:05:55 PM PDT 24 197399066850 ps
T381 /workspace/coverage/default/11.sram_ctrl_partial_access.3584305990 May 05 12:48:42 PM PDT 24 May 05 12:48:57 PM PDT 24 3523496560 ps
T382 /workspace/coverage/default/7.sram_ctrl_ram_cfg.2635085341 May 05 12:48:13 PM PDT 24 May 05 12:48:17 PM PDT 24 3043537658 ps
T383 /workspace/coverage/default/15.sram_ctrl_stress_pipeline.2883191319 May 05 12:49:01 PM PDT 24 May 05 12:53:09 PM PDT 24 16214679277 ps
T384 /workspace/coverage/default/9.sram_ctrl_smoke.4179406597 May 05 12:48:23 PM PDT 24 May 05 12:48:33 PM PDT 24 892434934 ps
T385 /workspace/coverage/default/46.sram_ctrl_max_throughput.1852086873 May 05 12:55:57 PM PDT 24 May 05 12:56:34 PM PDT 24 743979236 ps
T386 /workspace/coverage/default/9.sram_ctrl_partial_access_b2b.2919779809 May 05 12:48:22 PM PDT 24 May 05 12:55:43 PM PDT 24 20792720836 ps
T387 /workspace/coverage/default/11.sram_ctrl_partial_access_b2b.3209053765 May 05 12:48:40 PM PDT 24 May 05 12:51:20 PM PDT 24 3110109180 ps
T388 /workspace/coverage/default/13.sram_ctrl_bijection.2027485406 May 05 12:48:43 PM PDT 24 May 05 01:25:44 PM PDT 24 854665057760 ps
T389 /workspace/coverage/default/19.sram_ctrl_regwen.996515624 May 05 12:49:41 PM PDT 24 May 05 01:01:14 PM PDT 24 69462193363 ps
T390 /workspace/coverage/default/1.sram_ctrl_bijection.2590385426 May 05 12:47:55 PM PDT 24 May 05 01:12:21 PM PDT 24 269229644083 ps
T391 /workspace/coverage/default/29.sram_ctrl_bijection.4117141184 May 05 12:51:43 PM PDT 24 May 05 01:00:05 PM PDT 24 23319029033 ps
T392 /workspace/coverage/default/27.sram_ctrl_mem_partial_access.352384384 May 05 12:51:20 PM PDT 24 May 05 12:53:41 PM PDT 24 19862407636 ps
T393 /workspace/coverage/default/19.sram_ctrl_partial_access.2455299350 May 05 12:49:43 PM PDT 24 May 05 12:50:02 PM PDT 24 855277229 ps
T394 /workspace/coverage/default/21.sram_ctrl_throughput_w_partial_write.441714275 May 05 12:50:13 PM PDT 24 May 05 12:51:50 PM PDT 24 3019253082 ps
T395 /workspace/coverage/default/15.sram_ctrl_mem_partial_access.979092400 May 05 12:49:06 PM PDT 24 May 05 12:50:20 PM PDT 24 2714488414 ps
T396 /workspace/coverage/default/20.sram_ctrl_executable.2464563010 May 05 12:49:54 PM PDT 24 May 05 01:11:21 PM PDT 24 26273000543 ps
T397 /workspace/coverage/default/25.sram_ctrl_lc_escalation.3920946151 May 05 12:50:58 PM PDT 24 May 05 12:51:36 PM PDT 24 22709968498 ps
T398 /workspace/coverage/default/33.sram_ctrl_mem_partial_access.2338825982 May 05 12:52:58 PM PDT 24 May 05 12:54:09 PM PDT 24 2772079207 ps
T399 /workspace/coverage/default/9.sram_ctrl_mem_walk.2858804910 May 05 12:48:23 PM PDT 24 May 05 12:53:42 PM PDT 24 275320572955 ps
T400 /workspace/coverage/default/35.sram_ctrl_mem_walk.3628982867 May 05 12:53:29 PM PDT 24 May 05 12:55:24 PM PDT 24 2082604077 ps
T401 /workspace/coverage/default/36.sram_ctrl_multiple_keys.2244790285 May 05 12:53:29 PM PDT 24 May 05 01:01:06 PM PDT 24 5238492580 ps
T402 /workspace/coverage/default/0.sram_ctrl_mem_walk.3257008630 May 05 12:47:58 PM PDT 24 May 05 12:52:08 PM PDT 24 4432860617 ps
T403 /workspace/coverage/default/43.sram_ctrl_ram_cfg.1975328068 May 05 12:55:18 PM PDT 24 May 05 12:55:22 PM PDT 24 690953894 ps
T404 /workspace/coverage/default/33.sram_ctrl_mem_walk.500248080 May 05 12:52:59 PM PDT 24 May 05 12:57:03 PM PDT 24 8041537330 ps
T405 /workspace/coverage/default/41.sram_ctrl_partial_access.3276481405 May 05 12:54:49 PM PDT 24 May 05 12:55:00 PM PDT 24 483703507 ps
T406 /workspace/coverage/default/40.sram_ctrl_partial_access.2259152556 May 05 12:54:27 PM PDT 24 May 05 12:54:41 PM PDT 24 3274014178 ps
T407 /workspace/coverage/default/7.sram_ctrl_stress_pipeline.3401014767 May 05 12:48:14 PM PDT 24 May 05 12:53:07 PM PDT 24 4043764074 ps
T408 /workspace/coverage/default/28.sram_ctrl_stress_all.1508006933 May 05 12:51:38 PM PDT 24 May 05 01:20:11 PM PDT 24 30148289996 ps
T409 /workspace/coverage/default/43.sram_ctrl_mem_walk.328218151 May 05 12:55:17 PM PDT 24 May 05 12:57:52 PM PDT 24 10332433041 ps
T410 /workspace/coverage/default/22.sram_ctrl_access_during_key_req.1455882246 May 05 12:50:20 PM PDT 24 May 05 12:59:06 PM PDT 24 20775341745 ps
T411 /workspace/coverage/default/32.sram_ctrl_mem_walk.4162457124 May 05 12:52:41 PM PDT 24 May 05 12:57:33 PM PDT 24 57361238233 ps
T412 /workspace/coverage/default/47.sram_ctrl_partial_access_b2b.2995762782 May 05 12:56:09 PM PDT 24 May 05 01:02:06 PM PDT 24 28940008738 ps
T413 /workspace/coverage/default/1.sram_ctrl_access_during_key_req.1120818019 May 05 12:48:00 PM PDT 24 May 05 01:13:12 PM PDT 24 50838324576 ps
T414 /workspace/coverage/default/2.sram_ctrl_access_during_key_req.3951057081 May 05 12:48:01 PM PDT 24 May 05 01:04:29 PM PDT 24 45659296513 ps
T415 /workspace/coverage/default/29.sram_ctrl_ram_cfg.1221253815 May 05 12:51:49 PM PDT 24 May 05 12:51:54 PM PDT 24 5557196397 ps
T416 /workspace/coverage/default/17.sram_ctrl_mem_walk.3732784636 May 05 12:49:22 PM PDT 24 May 05 12:53:28 PM PDT 24 17121921255 ps
T417 /workspace/coverage/default/29.sram_ctrl_multiple_keys.524193836 May 05 12:51:43 PM PDT 24 May 05 12:53:54 PM PDT 24 1678417505 ps
T418 /workspace/coverage/default/46.sram_ctrl_multiple_keys.2802367605 May 05 12:55:57 PM PDT 24 May 05 12:59:46 PM PDT 24 12314912514 ps
T419 /workspace/coverage/default/31.sram_ctrl_smoke.3697730104 May 05 12:52:09 PM PDT 24 May 05 12:52:22 PM PDT 24 994075017 ps
T420 /workspace/coverage/default/1.sram_ctrl_mem_partial_access.2001905508 May 05 12:48:05 PM PDT 24 May 05 12:49:19 PM PDT 24 10893073274 ps
T421 /workspace/coverage/default/17.sram_ctrl_stress_all_with_rand_reset.1981033028 May 05 12:49:22 PM PDT 24 May 05 12:49:49 PM PDT 24 3038684795 ps
T422 /workspace/coverage/default/3.sram_ctrl_stress_pipeline.4274769746 May 05 12:48:00 PM PDT 24 May 05 12:54:24 PM PDT 24 24062078358 ps
T423 /workspace/coverage/default/30.sram_ctrl_smoke.2915482887 May 05 12:51:56 PM PDT 24 May 05 12:53:59 PM PDT 24 5641988061 ps
T424 /workspace/coverage/default/31.sram_ctrl_bijection.610192356 May 05 12:52:09 PM PDT 24 May 05 01:21:45 PM PDT 24 89078725680 ps
T425 /workspace/coverage/default/26.sram_ctrl_stress_pipeline.1226677937 May 05 12:50:59 PM PDT 24 May 05 12:57:50 PM PDT 24 19162800953 ps
T426 /workspace/coverage/default/49.sram_ctrl_access_during_key_req.999194412 May 05 12:56:43 PM PDT 24 May 05 01:14:30 PM PDT 24 52201361138 ps
T427 /workspace/coverage/default/6.sram_ctrl_bijection.1702494341 May 05 12:48:19 PM PDT 24 May 05 01:23:37 PM PDT 24 121989434364 ps
T428 /workspace/coverage/default/3.sram_ctrl_partial_access.3672630443 May 05 12:48:03 PM PDT 24 May 05 12:48:34 PM PDT 24 1013604629 ps
T429 /workspace/coverage/default/21.sram_ctrl_multiple_keys.111608387 May 05 12:50:00 PM PDT 24 May 05 12:54:18 PM PDT 24 7417794484 ps
T430 /workspace/coverage/default/47.sram_ctrl_throughput_w_partial_write.1162392078 May 05 12:56:09 PM PDT 24 May 05 12:57:08 PM PDT 24 3076791262 ps
T431 /workspace/coverage/default/11.sram_ctrl_multiple_keys.1123188253 May 05 12:48:37 PM PDT 24 May 05 12:50:28 PM PDT 24 4178050259 ps
T432 /workspace/coverage/default/35.sram_ctrl_stress_all_with_rand_reset.3585411603 May 05 12:53:29 PM PDT 24 May 05 12:55:04 PM PDT 24 3002918767 ps
T433 /workspace/coverage/default/22.sram_ctrl_stress_all_with_rand_reset.3228521667 May 05 12:50:22 PM PDT 24 May 05 12:51:01 PM PDT 24 1851509669 ps
T434 /workspace/coverage/default/22.sram_ctrl_executable.359746684 May 05 12:50:17 PM PDT 24 May 05 12:51:24 PM PDT 24 5120536948 ps
T435 /workspace/coverage/default/2.sram_ctrl_alert_test.1620613682 May 05 12:48:00 PM PDT 24 May 05 12:48:01 PM PDT 24 14546560 ps
T436 /workspace/coverage/default/7.sram_ctrl_partial_access.1886978121 May 05 12:48:13 PM PDT 24 May 05 12:50:15 PM PDT 24 1708193507 ps
T437 /workspace/coverage/default/34.sram_ctrl_mem_walk.2990418172 May 05 12:53:10 PM PDT 24 May 05 12:57:41 PM PDT 24 14050769273 ps
T438 /workspace/coverage/default/24.sram_ctrl_lc_escalation.2814880187 May 05 12:50:39 PM PDT 24 May 05 12:51:41 PM PDT 24 36451243162 ps
T439 /workspace/coverage/default/49.sram_ctrl_throughput_w_partial_write.3591795087 May 05 12:56:37 PM PDT 24 May 05 12:57:10 PM PDT 24 772153881 ps
T440 /workspace/coverage/default/10.sram_ctrl_partial_access.2207729176 May 05 12:48:30 PM PDT 24 May 05 12:48:53 PM PDT 24 3705404644 ps
T441 /workspace/coverage/default/22.sram_ctrl_alert_test.387426140 May 05 12:50:22 PM PDT 24 May 05 12:50:24 PM PDT 24 23157696 ps
T442 /workspace/coverage/default/0.sram_ctrl_alert_test.3417165830 May 05 12:47:55 PM PDT 24 May 05 12:47:57 PM PDT 24 47162471 ps
T443 /workspace/coverage/default/14.sram_ctrl_regwen.4242900597 May 05 12:48:58 PM PDT 24 May 05 12:59:26 PM PDT 24 5781710047 ps
T444 /workspace/coverage/default/8.sram_ctrl_regwen.724770879 May 05 12:48:22 PM PDT 24 May 05 01:15:17 PM PDT 24 23069460221 ps
T445 /workspace/coverage/default/16.sram_ctrl_multiple_keys.2337144529 May 05 12:49:05 PM PDT 24 May 05 01:00:14 PM PDT 24 24316226180 ps
T446 /workspace/coverage/default/23.sram_ctrl_partial_access_b2b.581242824 May 05 12:50:29 PM PDT 24 May 05 12:55:16 PM PDT 24 67540927167 ps
T447 /workspace/coverage/default/5.sram_ctrl_lc_escalation.2615623365 May 05 12:48:05 PM PDT 24 May 05 12:48:47 PM PDT 24 6516819182 ps
T448 /workspace/coverage/default/11.sram_ctrl_stress_all.3740150090 May 05 12:48:38 PM PDT 24 May 05 02:38:32 PM PDT 24 1294909658523 ps
T449 /workspace/coverage/default/33.sram_ctrl_multiple_keys.3606815431 May 05 12:52:48 PM PDT 24 May 05 12:54:26 PM PDT 24 3425615258 ps
T450 /workspace/coverage/default/20.sram_ctrl_lc_escalation.1652688936 May 05 12:49:49 PM PDT 24 May 05 12:50:01 PM PDT 24 1929974293 ps
T451 /workspace/coverage/default/7.sram_ctrl_alert_test.1038904777 May 05 12:48:18 PM PDT 24 May 05 12:48:19 PM PDT 24 66607868 ps
T452 /workspace/coverage/default/34.sram_ctrl_stress_pipeline.288008500 May 05 12:52:58 PM PDT 24 May 05 12:58:11 PM PDT 24 5689863930 ps
T453 /workspace/coverage/default/28.sram_ctrl_mem_walk.3281885147 May 05 12:51:38 PM PDT 24 May 05 12:54:23 PM PDT 24 79483007933 ps
T454 /workspace/coverage/default/5.sram_ctrl_mem_partial_access.2736894649 May 05 12:48:06 PM PDT 24 May 05 12:49:12 PM PDT 24 7866121511 ps
T455 /workspace/coverage/default/22.sram_ctrl_stress_all.3237861727 May 05 12:50:23 PM PDT 24 May 05 01:34:05 PM PDT 24 109432034711 ps
T456 /workspace/coverage/default/10.sram_ctrl_bijection.1229987497 May 05 12:48:23 PM PDT 24 May 05 01:15:05 PM PDT 24 95759580785 ps
T457 /workspace/coverage/default/24.sram_ctrl_multiple_keys.1850856357 May 05 12:50:33 PM PDT 24 May 05 01:04:41 PM PDT 24 74294358174 ps
T458 /workspace/coverage/default/28.sram_ctrl_smoke.3654734300 May 05 12:51:26 PM PDT 24 May 05 12:51:41 PM PDT 24 1541595953 ps
T459 /workspace/coverage/default/14.sram_ctrl_stress_all.3510983635 May 05 12:49:01 PM PDT 24 May 05 01:44:39 PM PDT 24 324335729934 ps
T460 /workspace/coverage/default/5.sram_ctrl_stress_all_with_rand_reset.767550561 May 05 12:48:05 PM PDT 24 May 05 12:48:14 PM PDT 24 274212474 ps
T461 /workspace/coverage/default/45.sram_ctrl_partial_access_b2b.2741378590 May 05 12:55:44 PM PDT 24 May 05 01:01:09 PM PDT 24 16817301145 ps
T462 /workspace/coverage/default/25.sram_ctrl_access_during_key_req.1110681245 May 05 12:50:53 PM PDT 24 May 05 01:06:07 PM PDT 24 18329783395 ps
T463 /workspace/coverage/default/17.sram_ctrl_lc_escalation.1847377078 May 05 12:49:16 PM PDT 24 May 05 12:50:00 PM PDT 24 11498853702 ps
T464 /workspace/coverage/default/7.sram_ctrl_executable.1504734897 May 05 12:48:14 PM PDT 24 May 05 12:56:04 PM PDT 24 43729382451 ps
T465 /workspace/coverage/default/41.sram_ctrl_regwen.1562238953 May 05 12:54:51 PM PDT 24 May 05 12:57:11 PM PDT 24 5648613093 ps
T466 /workspace/coverage/default/17.sram_ctrl_stress_pipeline.3260961803 May 05 12:49:14 PM PDT 24 May 05 12:54:26 PM PDT 24 27332090278 ps
T467 /workspace/coverage/default/11.sram_ctrl_max_throughput.4177112446 May 05 12:48:34 PM PDT 24 May 05 12:50:29 PM PDT 24 3183012206 ps
T468 /workspace/coverage/default/9.sram_ctrl_executable.2696585390 May 05 12:48:23 PM PDT 24 May 05 12:52:59 PM PDT 24 11504143352 ps
T469 /workspace/coverage/default/8.sram_ctrl_stress_all.410545818 May 05 12:48:19 PM PDT 24 May 05 01:27:00 PM PDT 24 23505447424 ps
T470 /workspace/coverage/default/30.sram_ctrl_mem_partial_access.1894905430 May 05 12:52:05 PM PDT 24 May 05 12:54:08 PM PDT 24 6462254053 ps
T471 /workspace/coverage/default/3.sram_ctrl_executable.2788894499 May 05 12:48:03 PM PDT 24 May 05 12:58:01 PM PDT 24 4514281598 ps
T472 /workspace/coverage/default/32.sram_ctrl_multiple_keys.1982765351 May 05 12:52:26 PM PDT 24 May 05 12:55:02 PM PDT 24 4178256748 ps
T473 /workspace/coverage/default/39.sram_ctrl_bijection.3675885983 May 05 12:54:16 PM PDT 24 May 05 01:29:13 PM PDT 24 197354967044 ps
T474 /workspace/coverage/default/37.sram_ctrl_bijection.2459059065 May 05 12:53:46 PM PDT 24 May 05 01:36:36 PM PDT 24 479396377368 ps
T475 /workspace/coverage/default/19.sram_ctrl_stress_all.4046617294 May 05 12:49:54 PM PDT 24 May 05 02:55:36 PM PDT 24 61183396376 ps
T476 /workspace/coverage/default/25.sram_ctrl_executable.1536557505 May 05 12:50:56 PM PDT 24 May 05 01:00:57 PM PDT 24 87895312904 ps
T108 /workspace/coverage/default/46.sram_ctrl_stress_all_with_rand_reset.3232651590 May 05 12:56:01 PM PDT 24 May 05 12:56:24 PM PDT 24 870579651 ps
T477 /workspace/coverage/default/26.sram_ctrl_access_during_key_req.241339507 May 05 12:51:07 PM PDT 24 May 05 01:08:12 PM PDT 24 77486617964 ps
T478 /workspace/coverage/default/49.sram_ctrl_lc_escalation.3272001591 May 05 12:56:43 PM PDT 24 May 05 12:56:55 PM PDT 24 1692236653 ps
T479 /workspace/coverage/default/0.sram_ctrl_stress_all_with_rand_reset.1983282603 May 05 12:48:02 PM PDT 24 May 05 12:51:37 PM PDT 24 2208784214 ps
T480 /workspace/coverage/default/40.sram_ctrl_alert_test.1638083991 May 05 12:54:39 PM PDT 24 May 05 12:54:40 PM PDT 24 17221857 ps
T481 /workspace/coverage/default/34.sram_ctrl_ram_cfg.2479340457 May 05 12:53:03 PM PDT 24 May 05 12:53:07 PM PDT 24 391974379 ps
T482 /workspace/coverage/default/28.sram_ctrl_partial_access.3496319133 May 05 12:51:27 PM PDT 24 May 05 12:51:47 PM PDT 24 1000183301 ps
T483 /workspace/coverage/default/45.sram_ctrl_partial_access.2376938625 May 05 12:55:45 PM PDT 24 May 05 12:56:08 PM PDT 24 8909954547 ps
T484 /workspace/coverage/default/42.sram_ctrl_executable.1066638278 May 05 12:55:02 PM PDT 24 May 05 01:06:01 PM PDT 24 30241867464 ps
T485 /workspace/coverage/default/18.sram_ctrl_access_during_key_req.2300555373 May 05 12:49:31 PM PDT 24 May 05 12:58:14 PM PDT 24 9110018509 ps
T486 /workspace/coverage/default/28.sram_ctrl_partial_access_b2b.2731360239 May 05 12:51:32 PM PDT 24 May 05 12:58:34 PM PDT 24 18057873972 ps
T487 /workspace/coverage/default/2.sram_ctrl_mem_walk.1713377736 May 05 12:47:58 PM PDT 24 May 05 12:49:56 PM PDT 24 2038763583 ps
T109 /workspace/coverage/default/40.sram_ctrl_stress_all_with_rand_reset.1162714795 May 05 12:54:40 PM PDT 24 May 05 12:55:24 PM PDT 24 10116957949 ps
T488 /workspace/coverage/default/6.sram_ctrl_lc_escalation.1754933666 May 05 12:48:12 PM PDT 24 May 05 12:49:44 PM PDT 24 13351557539 ps
T489 /workspace/coverage/default/33.sram_ctrl_regwen.2769416704 May 05 12:52:58 PM PDT 24 May 05 12:57:59 PM PDT 24 87627520962 ps
T490 /workspace/coverage/default/7.sram_ctrl_access_during_key_req.2204561230 May 05 12:48:17 PM PDT 24 May 05 12:59:29 PM PDT 24 9815804664 ps
T491 /workspace/coverage/default/27.sram_ctrl_stress_all.66117904 May 05 12:51:21 PM PDT 24 May 05 02:03:34 PM PDT 24 501470222661 ps
T492 /workspace/coverage/default/41.sram_ctrl_alert_test.2071880245 May 05 12:54:55 PM PDT 24 May 05 12:54:56 PM PDT 24 36516044 ps
T493 /workspace/coverage/default/33.sram_ctrl_alert_test.4080827597 May 05 12:53:00 PM PDT 24 May 05 12:53:01 PM PDT 24 18106599 ps
T85 /workspace/coverage/default/36.sram_ctrl_mem_partial_access.1203806623 May 05 12:53:39 PM PDT 24 May 05 12:54:54 PM PDT 24 2613233917 ps
T494 /workspace/coverage/default/39.sram_ctrl_throughput_w_partial_write.1524782075 May 05 12:54:18 PM PDT 24 May 05 12:54:25 PM PDT 24 702163804 ps
T495 /workspace/coverage/default/23.sram_ctrl_access_during_key_req.1679445754 May 05 12:50:29 PM PDT 24 May 05 12:53:58 PM PDT 24 3459383122 ps
T496 /workspace/coverage/default/0.sram_ctrl_throughput_w_partial_write.114186408 May 05 12:47:54 PM PDT 24 May 05 12:48:08 PM PDT 24 696647806 ps
T497 /workspace/coverage/default/35.sram_ctrl_alert_test.1016063323 May 05 12:53:30 PM PDT 24 May 05 12:53:31 PM PDT 24 15827648 ps
T498 /workspace/coverage/default/25.sram_ctrl_ram_cfg.4208816716 May 05 12:50:52 PM PDT 24 May 05 12:50:56 PM PDT 24 1211585342 ps
T499 /workspace/coverage/default/12.sram_ctrl_mem_partial_access.2937354486 May 05 12:48:44 PM PDT 24 May 05 12:50:44 PM PDT 24 14224154947 ps
T500 /workspace/coverage/default/12.sram_ctrl_stress_all.247426404 May 05 12:48:43 PM PDT 24 May 05 01:46:03 PM PDT 24 108866988685 ps
T501 /workspace/coverage/default/40.sram_ctrl_regwen.498739069 May 05 12:54:34 PM PDT 24 May 05 01:07:41 PM PDT 24 147172082516 ps
T502 /workspace/coverage/default/17.sram_ctrl_alert_test.439693884 May 05 12:49:28 PM PDT 24 May 05 12:49:29 PM PDT 24 21614711 ps
T503 /workspace/coverage/default/32.sram_ctrl_alert_test.262487242 May 05 12:52:47 PM PDT 24 May 05 12:52:48 PM PDT 24 44561085 ps
T504 /workspace/coverage/default/44.sram_ctrl_smoke.686163768 May 05 12:55:26 PM PDT 24 May 05 12:55:42 PM PDT 24 3406947455 ps
T505 /workspace/coverage/default/19.sram_ctrl_ram_cfg.3034521464 May 05 12:49:43 PM PDT 24 May 05 12:49:46 PM PDT 24 357941039 ps
T506 /workspace/coverage/default/14.sram_ctrl_partial_access.2158912543 May 05 12:48:56 PM PDT 24 May 05 12:49:11 PM PDT 24 3676621529 ps
T507 /workspace/coverage/default/23.sram_ctrl_ram_cfg.28751803 May 05 12:50:31 PM PDT 24 May 05 12:50:35 PM PDT 24 1461655299 ps
T508 /workspace/coverage/default/11.sram_ctrl_lc_escalation.1343944221 May 05 12:48:32 PM PDT 24 May 05 12:48:56 PM PDT 24 46256912894 ps
T509 /workspace/coverage/default/6.sram_ctrl_partial_access.2486618572 May 05 12:48:11 PM PDT 24 May 05 12:48:22 PM PDT 24 803029050 ps
T510 /workspace/coverage/default/0.sram_ctrl_mem_partial_access.4095584681 May 05 12:47:53 PM PDT 24 May 05 12:48:53 PM PDT 24 962370522 ps
T511 /workspace/coverage/default/42.sram_ctrl_regwen.2865896588 May 05 12:55:05 PM PDT 24 May 05 01:00:40 PM PDT 24 26826471074 ps
T512 /workspace/coverage/default/37.sram_ctrl_max_throughput.3585885682 May 05 12:53:52 PM PDT 24 May 05 12:54:02 PM PDT 24 3971513498 ps
T513 /workspace/coverage/default/26.sram_ctrl_ram_cfg.2367760768 May 05 12:51:09 PM PDT 24 May 05 12:51:13 PM PDT 24 736338788 ps
T514 /workspace/coverage/default/15.sram_ctrl_throughput_w_partial_write.3473821407 May 05 12:49:05 PM PDT 24 May 05 12:50:43 PM PDT 24 7099262581 ps
T515 /workspace/coverage/default/9.sram_ctrl_stress_all.1872290587 May 05 12:48:26 PM PDT 24 May 05 01:41:08 PM PDT 24 28952000072 ps
T516 /workspace/coverage/default/37.sram_ctrl_access_during_key_req.3785326112 May 05 12:53:52 PM PDT 24 May 05 01:02:06 PM PDT 24 10323072289 ps
T517 /workspace/coverage/default/8.sram_ctrl_executable.3813824041 May 05 12:48:17 PM PDT 24 May 05 01:02:59 PM PDT 24 17494840553 ps
T518 /workspace/coverage/default/11.sram_ctrl_smoke.3569717877 May 05 12:48:30 PM PDT 24 May 05 12:48:50 PM PDT 24 1305969431 ps
T519 /workspace/coverage/default/49.sram_ctrl_max_throughput.2666823153 May 05 12:56:38 PM PDT 24 May 05 12:56:45 PM PDT 24 2778240341 ps
T520 /workspace/coverage/default/34.sram_ctrl_bijection.1263217599 May 05 12:52:58 PM PDT 24 May 05 01:21:02 PM PDT 24 115320451244 ps
T521 /workspace/coverage/default/19.sram_ctrl_alert_test.3419938402 May 05 12:49:48 PM PDT 24 May 05 12:49:49 PM PDT 24 40847956 ps
T522 /workspace/coverage/default/24.sram_ctrl_regwen.4236727267 May 05 12:50:44 PM PDT 24 May 05 01:04:07 PM PDT 24 48818489569 ps
T523 /workspace/coverage/default/29.sram_ctrl_mem_partial_access.349390066 May 05 12:51:47 PM PDT 24 May 05 12:53:57 PM PDT 24 3196092347 ps
T524 /workspace/coverage/default/23.sram_ctrl_mem_partial_access.801008153 May 05 12:50:33 PM PDT 24 May 05 12:52:56 PM PDT 24 54356575064 ps
T525 /workspace/coverage/default/2.sram_ctrl_stress_pipeline.3812047352 May 05 12:47:56 PM PDT 24 May 05 12:54:35 PM PDT 24 12532699015 ps
T526 /workspace/coverage/default/44.sram_ctrl_regwen.910892219 May 05 12:55:33 PM PDT 24 May 05 12:58:35 PM PDT 24 10525165833 ps
T527 /workspace/coverage/default/14.sram_ctrl_multiple_keys.2285006236 May 05 12:48:58 PM PDT 24 May 05 12:58:22 PM PDT 24 11507626368 ps
T528 /workspace/coverage/default/24.sram_ctrl_partial_access_b2b.2236242984 May 05 12:50:38 PM PDT 24 May 05 12:55:17 PM PDT 24 13196703867 ps
T529 /workspace/coverage/default/3.sram_ctrl_max_throughput.2479190004 May 05 12:47:59 PM PDT 24 May 05 12:48:06 PM PDT 24 1403316558 ps
T530 /workspace/coverage/default/49.sram_ctrl_stress_all_with_rand_reset.3838730841 May 05 12:56:50 PM PDT 24 May 05 01:01:08 PM PDT 24 1684922800 ps
T531 /workspace/coverage/default/29.sram_ctrl_partial_access_b2b.1700279793 May 05 12:51:42 PM PDT 24 May 05 01:02:03 PM PDT 24 29483449906 ps
T532 /workspace/coverage/default/39.sram_ctrl_stress_pipeline.2355642821 May 05 12:54:18 PM PDT 24 May 05 12:58:03 PM PDT 24 19978167677 ps
T533 /workspace/coverage/default/47.sram_ctrl_partial_access.1103722738 May 05 12:56:09 PM PDT 24 May 05 12:56:16 PM PDT 24 587047081 ps
T534 /workspace/coverage/default/6.sram_ctrl_alert_test.2150828453 May 05 12:48:12 PM PDT 24 May 05 12:48:13 PM PDT 24 12405465 ps
T535 /workspace/coverage/default/15.sram_ctrl_max_throughput.1130407330 May 05 12:49:00 PM PDT 24 May 05 12:50:01 PM PDT 24 759940389 ps
T536 /workspace/coverage/default/40.sram_ctrl_access_during_key_req.1869343587 May 05 12:54:34 PM PDT 24 May 05 12:59:04 PM PDT 24 7742707880 ps
T537 /workspace/coverage/default/30.sram_ctrl_stress_all.3278757925 May 05 12:52:07 PM PDT 24 May 05 02:36:46 PM PDT 24 363761921542 ps
T538 /workspace/coverage/default/26.sram_ctrl_mem_walk.636522550 May 05 12:51:12 PM PDT 24 May 05 12:56:01 PM PDT 24 24033474755 ps
T539 /workspace/coverage/default/37.sram_ctrl_stress_all_with_rand_reset.3960371691 May 05 12:53:57 PM PDT 24 May 05 12:54:23 PM PDT 24 12273922458 ps
T540 /workspace/coverage/default/31.sram_ctrl_stress_pipeline.2121926067 May 05 12:52:10 PM PDT 24 May 05 12:55:00 PM PDT 24 3181631929 ps
T541 /workspace/coverage/default/49.sram_ctrl_multiple_keys.2510075117 May 05 12:56:39 PM PDT 24 May 05 01:08:05 PM PDT 24 65937367204 ps
T542 /workspace/coverage/default/42.sram_ctrl_multiple_keys.1053819369 May 05 12:54:59 PM PDT 24 May 05 01:13:21 PM PDT 24 57580048084 ps
T543 /workspace/coverage/default/7.sram_ctrl_smoke.869546331 May 05 12:48:10 PM PDT 24 May 05 12:48:15 PM PDT 24 366026814 ps
T544 /workspace/coverage/default/33.sram_ctrl_lc_escalation.2296510175 May 05 12:52:52 PM PDT 24 May 05 12:53:25 PM PDT 24 9144096398 ps
0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%