Tests
dashboard | hierarchy | modlist | groups | tests | asserts
Total Coverage Summary 
SCORELINECONDTOGGLEFSMBRANCHASSERTGROUP
98.28 99.21 95.41 100.00 100.00 96.19 99.56 97.62


Total test records in report: 908
tests.html | tests1.html | tests2.html | tests3.html | tests4.html | tests5.html | tests6.html | tests7.html | tests8.html | tests9.html | tests10.html | tests11.html | tests12.html | tests13.html | tests14.html | tests15.html | tests16.html | tests17.html | tests18.html
T543 /workspace/coverage/default/19.sram_ctrl_regwen.1489203523 May 28 01:29:46 PM PDT 24 May 28 01:47:26 PM PDT 24 17310566622 ps
T544 /workspace/coverage/default/19.sram_ctrl_mem_partial_access.3320528483 May 28 01:29:46 PM PDT 24 May 28 01:31:00 PM PDT 24 5800161648 ps
T545 /workspace/coverage/default/40.sram_ctrl_smoke.2983338313 May 28 01:32:15 PM PDT 24 May 28 01:33:45 PM PDT 24 3865502592 ps
T546 /workspace/coverage/default/26.sram_ctrl_partial_access_b2b.1355509990 May 28 01:30:41 PM PDT 24 May 28 01:35:34 PM PDT 24 29416837355 ps
T547 /workspace/coverage/default/40.sram_ctrl_throughput_w_partial_write.3649781078 May 28 01:32:18 PM PDT 24 May 28 01:33:34 PM PDT 24 1573374391 ps
T548 /workspace/coverage/default/17.sram_ctrl_executable.2241049184 May 28 01:29:33 PM PDT 24 May 28 01:47:21 PM PDT 24 32424435388 ps
T549 /workspace/coverage/default/0.sram_ctrl_executable.2379891435 May 28 01:28:29 PM PDT 24 May 28 01:47:48 PM PDT 24 11352212214 ps
T550 /workspace/coverage/default/7.sram_ctrl_partial_access.2514900971 May 28 01:28:59 PM PDT 24 May 28 01:30:45 PM PDT 24 953199537 ps
T551 /workspace/coverage/default/22.sram_ctrl_lc_escalation.3567922785 May 28 01:30:03 PM PDT 24 May 28 01:30:42 PM PDT 24 5831219983 ps
T552 /workspace/coverage/default/2.sram_ctrl_ram_cfg.2982465404 May 28 01:28:35 PM PDT 24 May 28 01:28:42 PM PDT 24 1466908405 ps
T553 /workspace/coverage/default/1.sram_ctrl_partial_access.3472955556 May 28 01:28:28 PM PDT 24 May 28 01:28:44 PM PDT 24 1975093144 ps
T554 /workspace/coverage/default/25.sram_ctrl_ram_cfg.11001296 May 28 01:30:39 PM PDT 24 May 28 01:30:44 PM PDT 24 364114713 ps
T555 /workspace/coverage/default/49.sram_ctrl_partial_access_b2b.831060911 May 28 01:33:55 PM PDT 24 May 28 01:40:52 PM PDT 24 30822984099 ps
T556 /workspace/coverage/default/48.sram_ctrl_partial_access.2566422652 May 28 01:33:48 PM PDT 24 May 28 01:34:01 PM PDT 24 516932532 ps
T557 /workspace/coverage/default/3.sram_ctrl_mem_partial_access.150878366 May 28 01:28:42 PM PDT 24 May 28 01:31:23 PM PDT 24 18089023833 ps
T558 /workspace/coverage/default/41.sram_ctrl_bijection.2721282388 May 28 01:32:25 PM PDT 24 May 28 02:06:59 PM PDT 24 111877543677 ps
T559 /workspace/coverage/default/10.sram_ctrl_partial_access_b2b.1173070970 May 28 01:29:01 PM PDT 24 May 28 01:34:02 PM PDT 24 22419361346 ps
T560 /workspace/coverage/default/3.sram_ctrl_stress_all_with_rand_reset.3551798012 May 28 01:28:42 PM PDT 24 May 28 01:29:47 PM PDT 24 7521963420 ps
T561 /workspace/coverage/default/5.sram_ctrl_stress_all_with_rand_reset.363618043 May 28 01:28:46 PM PDT 24 May 28 01:28:55 PM PDT 24 700959394 ps
T562 /workspace/coverage/default/47.sram_ctrl_partial_access.1920363517 May 28 01:33:30 PM PDT 24 May 28 01:33:36 PM PDT 24 746056980 ps
T563 /workspace/coverage/default/9.sram_ctrl_throughput_w_partial_write.3504555214 May 28 01:29:02 PM PDT 24 May 28 01:30:01 PM PDT 24 763862849 ps
T564 /workspace/coverage/default/15.sram_ctrl_regwen.1518424972 May 28 01:29:23 PM PDT 24 May 28 01:35:03 PM PDT 24 14186492181 ps
T565 /workspace/coverage/default/15.sram_ctrl_alert_test.1763049446 May 28 01:29:22 PM PDT 24 May 28 01:29:25 PM PDT 24 17158701 ps
T566 /workspace/coverage/default/32.sram_ctrl_mem_partial_access.1758272327 May 28 01:31:17 PM PDT 24 May 28 01:32:38 PM PDT 24 4090689213 ps
T567 /workspace/coverage/default/26.sram_ctrl_partial_access.1782320019 May 28 01:30:40 PM PDT 24 May 28 01:30:47 PM PDT 24 1583507362 ps
T568 /workspace/coverage/default/24.sram_ctrl_lc_escalation.557971626 May 28 01:30:16 PM PDT 24 May 28 01:30:55 PM PDT 24 6629110905 ps
T569 /workspace/coverage/default/35.sram_ctrl_alert_test.710067590 May 28 01:31:48 PM PDT 24 May 28 01:31:51 PM PDT 24 46092817 ps
T570 /workspace/coverage/default/3.sram_ctrl_mem_walk.3455230869 May 28 01:28:42 PM PDT 24 May 28 01:33:09 PM PDT 24 8041632748 ps
T571 /workspace/coverage/default/16.sram_ctrl_partial_access.1942169624 May 28 01:29:21 PM PDT 24 May 28 01:29:32 PM PDT 24 1403929708 ps
T572 /workspace/coverage/default/7.sram_ctrl_stress_pipeline.208510932 May 28 01:29:00 PM PDT 24 May 28 01:34:34 PM PDT 24 13585350195 ps
T573 /workspace/coverage/default/40.sram_ctrl_executable.1197358207 May 28 01:32:15 PM PDT 24 May 28 01:40:56 PM PDT 24 9948760900 ps
T574 /workspace/coverage/default/45.sram_ctrl_partial_access.2935875502 May 28 01:33:20 PM PDT 24 May 28 01:36:18 PM PDT 24 1602084687 ps
T575 /workspace/coverage/default/46.sram_ctrl_mem_partial_access.3540548333 May 28 01:33:18 PM PDT 24 May 28 01:34:26 PM PDT 24 964315313 ps
T576 /workspace/coverage/default/10.sram_ctrl_executable.1130851711 May 28 01:29:00 PM PDT 24 May 28 01:46:30 PM PDT 24 18114627398 ps
T577 /workspace/coverage/default/19.sram_ctrl_mem_walk.804269997 May 28 01:29:55 PM PDT 24 May 28 01:35:17 PM PDT 24 18927986467 ps
T578 /workspace/coverage/default/35.sram_ctrl_partial_access_b2b.150277781 May 28 01:31:38 PM PDT 24 May 28 01:39:08 PM PDT 24 20482581551 ps
T579 /workspace/coverage/default/23.sram_ctrl_throughput_w_partial_write.2719657255 May 28 01:30:15 PM PDT 24 May 28 01:30:31 PM PDT 24 8648060594 ps
T102 /workspace/coverage/default/5.sram_ctrl_mem_partial_access.400928919 May 28 01:28:43 PM PDT 24 May 28 01:31:22 PM PDT 24 9975407494 ps
T580 /workspace/coverage/default/31.sram_ctrl_partial_access_b2b.2605627967 May 28 01:31:07 PM PDT 24 May 28 01:37:12 PM PDT 24 56965907836 ps
T581 /workspace/coverage/default/18.sram_ctrl_bijection.1782859784 May 28 01:29:34 PM PDT 24 May 28 02:18:13 PM PDT 24 230663804521 ps
T582 /workspace/coverage/default/2.sram_ctrl_regwen.3789321603 May 28 01:28:35 PM PDT 24 May 28 01:31:50 PM PDT 24 8704305940 ps
T583 /workspace/coverage/default/3.sram_ctrl_smoke.1615006237 May 28 01:28:34 PM PDT 24 May 28 01:28:46 PM PDT 24 2283567828 ps
T584 /workspace/coverage/default/0.sram_ctrl_bijection.961815181 May 28 01:28:19 PM PDT 24 May 28 01:40:51 PM PDT 24 23365399347 ps
T585 /workspace/coverage/default/39.sram_ctrl_lc_escalation.1277098189 May 28 01:32:14 PM PDT 24 May 28 01:32:53 PM PDT 24 23025752569 ps
T586 /workspace/coverage/default/10.sram_ctrl_max_throughput.2021266551 May 28 01:28:59 PM PDT 24 May 28 01:30:16 PM PDT 24 3601217933 ps
T587 /workspace/coverage/default/28.sram_ctrl_partial_access_b2b.2124629369 May 28 01:30:55 PM PDT 24 May 28 01:36:18 PM PDT 24 32954132704 ps
T588 /workspace/coverage/default/18.sram_ctrl_lc_escalation.4246189962 May 28 01:29:36 PM PDT 24 May 28 01:31:09 PM PDT 24 64513011769 ps
T589 /workspace/coverage/default/15.sram_ctrl_multiple_keys.2812519234 May 28 01:29:24 PM PDT 24 May 28 01:42:50 PM PDT 24 79369401571 ps
T590 /workspace/coverage/default/24.sram_ctrl_stress_pipeline.1823939992 May 28 01:30:19 PM PDT 24 May 28 01:35:21 PM PDT 24 113859209798 ps
T591 /workspace/coverage/default/15.sram_ctrl_stress_pipeline.1379706905 May 28 01:29:33 PM PDT 24 May 28 01:33:23 PM PDT 24 16338969062 ps
T592 /workspace/coverage/default/20.sram_ctrl_stress_pipeline.638724058 May 28 01:29:47 PM PDT 24 May 28 01:34:51 PM PDT 24 76362858017 ps
T593 /workspace/coverage/default/7.sram_ctrl_lc_escalation.4018611241 May 28 01:29:00 PM PDT 24 May 28 01:29:43 PM PDT 24 27749550551 ps
T594 /workspace/coverage/default/20.sram_ctrl_regwen.3146152688 May 28 01:29:47 PM PDT 24 May 28 01:46:14 PM PDT 24 9451957282 ps
T595 /workspace/coverage/default/43.sram_ctrl_smoke.2037648075 May 28 01:32:39 PM PDT 24 May 28 01:33:03 PM PDT 24 1323301244 ps
T596 /workspace/coverage/default/33.sram_ctrl_bijection.508027879 May 28 01:31:16 PM PDT 24 May 28 01:47:59 PM PDT 24 308221929361 ps
T597 /workspace/coverage/default/11.sram_ctrl_throughput_w_partial_write.1260186432 May 28 01:29:12 PM PDT 24 May 28 01:31:26 PM PDT 24 803486037 ps
T598 /workspace/coverage/default/45.sram_ctrl_stress_pipeline.1416473625 May 28 01:33:19 PM PDT 24 May 28 01:38:09 PM PDT 24 22890174634 ps
T599 /workspace/coverage/default/17.sram_ctrl_max_throughput.2235146925 May 28 01:29:34 PM PDT 24 May 28 01:31:00 PM PDT 24 797905333 ps
T600 /workspace/coverage/default/35.sram_ctrl_multiple_keys.3583697826 May 28 01:31:37 PM PDT 24 May 28 01:33:59 PM PDT 24 3159970807 ps
T601 /workspace/coverage/default/40.sram_ctrl_partial_access.1770833198 May 28 01:32:17 PM PDT 24 May 28 01:32:36 PM PDT 24 2406208856 ps
T602 /workspace/coverage/default/39.sram_ctrl_multiple_keys.1294987042 May 28 01:32:14 PM PDT 24 May 28 01:51:39 PM PDT 24 40792953260 ps
T603 /workspace/coverage/default/37.sram_ctrl_smoke.4100529438 May 28 01:31:50 PM PDT 24 May 28 01:33:40 PM PDT 24 2339428864 ps
T604 /workspace/coverage/default/44.sram_ctrl_regwen.1716215693 May 28 01:33:05 PM PDT 24 May 28 01:45:05 PM PDT 24 4532473154 ps
T605 /workspace/coverage/default/20.sram_ctrl_mem_partial_access.2778551157 May 28 01:29:46 PM PDT 24 May 28 01:32:26 PM PDT 24 9863078062 ps
T606 /workspace/coverage/default/28.sram_ctrl_stress_all_with_rand_reset.3397017721 May 28 01:30:58 PM PDT 24 May 28 01:31:22 PM PDT 24 2647494821 ps
T607 /workspace/coverage/default/1.sram_ctrl_multiple_keys.803054517 May 28 01:28:29 PM PDT 24 May 28 01:37:52 PM PDT 24 68527843035 ps
T608 /workspace/coverage/default/4.sram_ctrl_alert_test.3239458888 May 28 01:28:43 PM PDT 24 May 28 01:28:46 PM PDT 24 13366440 ps
T609 /workspace/coverage/default/42.sram_ctrl_partial_access.2937428201 May 28 01:32:35 PM PDT 24 May 28 01:32:54 PM PDT 24 1055507831 ps
T610 /workspace/coverage/default/45.sram_ctrl_multiple_keys.2541453492 May 28 01:33:19 PM PDT 24 May 28 01:46:43 PM PDT 24 104638383948 ps
T611 /workspace/coverage/default/21.sram_ctrl_executable.2395444079 May 28 01:30:03 PM PDT 24 May 28 01:56:29 PM PDT 24 9605712318 ps
T612 /workspace/coverage/default/27.sram_ctrl_mem_walk.1651888349 May 28 01:31:01 PM PDT 24 May 28 01:36:22 PM PDT 24 17985847389 ps
T613 /workspace/coverage/default/11.sram_ctrl_mem_partial_access.1735907827 May 28 01:29:11 PM PDT 24 May 28 01:31:45 PM PDT 24 15196081821 ps
T614 /workspace/coverage/default/7.sram_ctrl_max_throughput.3608828147 May 28 01:29:00 PM PDT 24 May 28 01:29:14 PM PDT 24 1420060869 ps
T615 /workspace/coverage/default/4.sram_ctrl_mem_partial_access.1600281281 May 28 01:28:44 PM PDT 24 May 28 01:30:18 PM PDT 24 6154809336 ps
T616 /workspace/coverage/default/13.sram_ctrl_bijection.2848937914 May 28 01:29:13 PM PDT 24 May 28 01:42:15 PM PDT 24 34321708550 ps
T617 /workspace/coverage/default/25.sram_ctrl_throughput_w_partial_write.557242834 May 28 01:30:18 PM PDT 24 May 28 01:32:00 PM PDT 24 4292006727 ps
T618 /workspace/coverage/default/23.sram_ctrl_alert_test.3039632303 May 28 01:30:15 PM PDT 24 May 28 01:30:17 PM PDT 24 14360267 ps
T619 /workspace/coverage/default/28.sram_ctrl_lc_escalation.2765114263 May 28 01:30:59 PM PDT 24 May 28 01:32:58 PM PDT 24 20521465528 ps
T620 /workspace/coverage/default/28.sram_ctrl_smoke.2466876349 May 28 01:31:02 PM PDT 24 May 28 01:31:24 PM PDT 24 6260477265 ps
T621 /workspace/coverage/default/14.sram_ctrl_mem_walk.470811509 May 28 01:29:13 PM PDT 24 May 28 01:35:09 PM PDT 24 20701124996 ps
T622 /workspace/coverage/default/43.sram_ctrl_regwen.1655731929 May 28 01:32:49 PM PDT 24 May 28 01:48:23 PM PDT 24 10637589205 ps
T623 /workspace/coverage/default/12.sram_ctrl_ram_cfg.837875405 May 28 01:29:15 PM PDT 24 May 28 01:29:20 PM PDT 24 347398455 ps
T624 /workspace/coverage/default/9.sram_ctrl_mem_walk.2957139877 May 28 01:29:02 PM PDT 24 May 28 01:34:42 PM PDT 24 82876931836 ps
T625 /workspace/coverage/default/47.sram_ctrl_bijection.479511434 May 28 01:33:28 PM PDT 24 May 28 01:48:28 PM PDT 24 232819680886 ps
T626 /workspace/coverage/default/30.sram_ctrl_mem_walk.1050243008 May 28 01:30:58 PM PDT 24 May 28 01:33:30 PM PDT 24 10121127504 ps
T627 /workspace/coverage/default/47.sram_ctrl_mem_walk.1502908955 May 28 01:33:29 PM PDT 24 May 28 01:38:32 PM PDT 24 21007287485 ps
T29 /workspace/coverage/default/4.sram_ctrl_sec_cm.1924006357 May 28 01:28:43 PM PDT 24 May 28 01:28:48 PM PDT 24 1030851681 ps
T628 /workspace/coverage/default/10.sram_ctrl_throughput_w_partial_write.1121768056 May 28 01:29:04 PM PDT 24 May 28 01:29:41 PM PDT 24 1582792509 ps
T629 /workspace/coverage/default/18.sram_ctrl_executable.2058071831 May 28 01:29:34 PM PDT 24 May 28 01:38:10 PM PDT 24 63615055890 ps
T630 /workspace/coverage/default/41.sram_ctrl_max_throughput.3128181182 May 28 01:32:27 PM PDT 24 May 28 01:35:17 PM PDT 24 9538179268 ps
T631 /workspace/coverage/default/28.sram_ctrl_regwen.242467936 May 28 01:30:56 PM PDT 24 May 28 01:34:32 PM PDT 24 3810221257 ps
T632 /workspace/coverage/default/44.sram_ctrl_multiple_keys.676479232 May 28 01:32:47 PM PDT 24 May 28 01:45:04 PM PDT 24 54840370933 ps
T127 /workspace/coverage/default/12.sram_ctrl_stress_all_with_rand_reset.3338643672 May 28 01:29:23 PM PDT 24 May 28 01:29:42 PM PDT 24 1878607902 ps
T633 /workspace/coverage/default/43.sram_ctrl_max_throughput.2519616302 May 28 01:32:45 PM PDT 24 May 28 01:33:58 PM PDT 24 839110817 ps
T634 /workspace/coverage/default/10.sram_ctrl_stress_pipeline.523307915 May 28 01:29:04 PM PDT 24 May 28 01:32:03 PM PDT 24 41739703342 ps
T635 /workspace/coverage/default/44.sram_ctrl_partial_access.495731736 May 28 01:33:05 PM PDT 24 May 28 01:33:16 PM PDT 24 5010650625 ps
T636 /workspace/coverage/default/46.sram_ctrl_ram_cfg.293559253 May 28 01:33:17 PM PDT 24 May 28 01:33:22 PM PDT 24 359132044 ps
T637 /workspace/coverage/default/7.sram_ctrl_smoke.1835368548 May 28 01:29:00 PM PDT 24 May 28 01:29:13 PM PDT 24 467748253 ps
T638 /workspace/coverage/default/32.sram_ctrl_partial_access.1682256091 May 28 01:31:16 PM PDT 24 May 28 01:31:34 PM PDT 24 2988182037 ps
T639 /workspace/coverage/default/49.sram_ctrl_ram_cfg.1907598548 May 28 01:33:52 PM PDT 24 May 28 01:33:57 PM PDT 24 709596402 ps
T640 /workspace/coverage/default/32.sram_ctrl_max_throughput.739502256 May 28 01:31:16 PM PDT 24 May 28 01:33:33 PM PDT 24 1075281169 ps
T641 /workspace/coverage/default/29.sram_ctrl_alert_test.3066654689 May 28 01:30:56 PM PDT 24 May 28 01:31:00 PM PDT 24 22443647 ps
T642 /workspace/coverage/default/44.sram_ctrl_alert_test.118240027 May 28 01:33:19 PM PDT 24 May 28 01:33:23 PM PDT 24 12041728 ps
T643 /workspace/coverage/default/31.sram_ctrl_partial_access.3990452097 May 28 01:31:07 PM PDT 24 May 28 01:31:33 PM PDT 24 2879515100 ps
T644 /workspace/coverage/default/40.sram_ctrl_max_throughput.959839001 May 28 01:32:15 PM PDT 24 May 28 01:33:16 PM PDT 24 777106862 ps
T645 /workspace/coverage/default/41.sram_ctrl_stress_pipeline.2658287406 May 28 01:32:25 PM PDT 24 May 28 01:34:52 PM PDT 24 13237194633 ps
T646 /workspace/coverage/default/33.sram_ctrl_mem_walk.1994071884 May 28 01:31:27 PM PDT 24 May 28 01:34:07 PM PDT 24 14127606687 ps
T647 /workspace/coverage/default/38.sram_ctrl_mem_partial_access.1832665666 May 28 01:32:03 PM PDT 24 May 28 01:34:23 PM PDT 24 5061127739 ps
T648 /workspace/coverage/default/32.sram_ctrl_bijection.2251545811 May 28 01:31:07 PM PDT 24 May 28 01:39:02 PM PDT 24 7222279577 ps
T649 /workspace/coverage/default/11.sram_ctrl_stress_pipeline.4260208392 May 28 01:29:13 PM PDT 24 May 28 01:34:22 PM PDT 24 13841893418 ps
T650 /workspace/coverage/default/28.sram_ctrl_multiple_keys.3983033191 May 28 01:30:56 PM PDT 24 May 28 01:56:50 PM PDT 24 17345420686 ps
T651 /workspace/coverage/default/6.sram_ctrl_multiple_keys.1097859627 May 28 01:28:46 PM PDT 24 May 28 01:46:29 PM PDT 24 90205516555 ps
T652 /workspace/coverage/default/15.sram_ctrl_mem_partial_access.2104688245 May 28 01:29:24 PM PDT 24 May 28 01:31:34 PM PDT 24 4643867826 ps
T653 /workspace/coverage/default/3.sram_ctrl_stress_pipeline.401942404 May 28 01:28:35 PM PDT 24 May 28 01:38:56 PM PDT 24 200308513352 ps
T654 /workspace/coverage/default/39.sram_ctrl_ram_cfg.409103141 May 28 01:32:17 PM PDT 24 May 28 01:32:23 PM PDT 24 1408791801 ps
T655 /workspace/coverage/default/5.sram_ctrl_throughput_w_partial_write.4248749386 May 28 01:28:44 PM PDT 24 May 28 01:28:56 PM PDT 24 763533568 ps
T656 /workspace/coverage/default/45.sram_ctrl_regwen.2554778663 May 28 01:33:19 PM PDT 24 May 28 01:39:31 PM PDT 24 5936149077 ps
T657 /workspace/coverage/default/43.sram_ctrl_ram_cfg.1814303390 May 28 01:32:50 PM PDT 24 May 28 01:32:55 PM PDT 24 1247797402 ps
T658 /workspace/coverage/default/15.sram_ctrl_mem_walk.4156890623 May 28 01:29:22 PM PDT 24 May 28 01:31:52 PM PDT 24 3375573434 ps
T659 /workspace/coverage/default/21.sram_ctrl_lc_escalation.1292273275 May 28 01:30:01 PM PDT 24 May 28 01:31:14 PM PDT 24 41230607830 ps
T660 /workspace/coverage/default/4.sram_ctrl_lc_escalation.1615756269 May 28 01:28:42 PM PDT 24 May 28 01:29:10 PM PDT 24 4754741319 ps
T661 /workspace/coverage/default/10.sram_ctrl_regwen.428417845 May 28 01:29:02 PM PDT 24 May 28 01:54:41 PM PDT 24 25671266399 ps
T662 /workspace/coverage/default/10.sram_ctrl_multiple_keys.1066189036 May 28 01:29:00 PM PDT 24 May 28 01:50:42 PM PDT 24 39978319111 ps
T663 /workspace/coverage/default/3.sram_ctrl_max_throughput.3466496387 May 28 01:28:33 PM PDT 24 May 28 01:28:57 PM PDT 24 738512007 ps
T664 /workspace/coverage/default/49.sram_ctrl_throughput_w_partial_write.2298734619 May 28 01:33:56 PM PDT 24 May 28 01:35:08 PM PDT 24 3113992442 ps
T665 /workspace/coverage/default/20.sram_ctrl_partial_access.3009474559 May 28 01:29:46 PM PDT 24 May 28 01:31:03 PM PDT 24 11360697511 ps
T666 /workspace/coverage/default/9.sram_ctrl_smoke.1446545165 May 28 01:29:04 PM PDT 24 May 28 01:31:56 PM PDT 24 3871567379 ps
T667 /workspace/coverage/default/23.sram_ctrl_partial_access_b2b.33495900 May 28 01:30:15 PM PDT 24 May 28 01:36:39 PM PDT 24 14528209742 ps
T668 /workspace/coverage/default/41.sram_ctrl_smoke.2611797299 May 28 01:32:29 PM PDT 24 May 28 01:32:47 PM PDT 24 2575785139 ps
T669 /workspace/coverage/default/25.sram_ctrl_partial_access_b2b.1341057002 May 28 01:30:17 PM PDT 24 May 28 01:40:39 PM PDT 24 30120232168 ps
T670 /workspace/coverage/default/18.sram_ctrl_partial_access.2781285955 May 28 01:29:35 PM PDT 24 May 28 01:29:56 PM PDT 24 1715840816 ps
T671 /workspace/coverage/default/49.sram_ctrl_lc_escalation.2142655682 May 28 01:33:51 PM PDT 24 May 28 01:34:09 PM PDT 24 2417904181 ps
T672 /workspace/coverage/default/4.sram_ctrl_throughput_w_partial_write.2987133222 May 28 01:28:42 PM PDT 24 May 28 01:28:53 PM PDT 24 678012115 ps
T673 /workspace/coverage/default/36.sram_ctrl_stress_all_with_rand_reset.1554085192 May 28 01:31:51 PM PDT 24 May 28 01:32:30 PM PDT 24 4466069591 ps
T674 /workspace/coverage/default/20.sram_ctrl_alert_test.3462011419 May 28 01:29:48 PM PDT 24 May 28 01:29:50 PM PDT 24 45821006 ps
T675 /workspace/coverage/default/3.sram_ctrl_throughput_w_partial_write.2743683471 May 28 01:28:32 PM PDT 24 May 28 01:28:47 PM PDT 24 2866331446 ps
T676 /workspace/coverage/default/20.sram_ctrl_ram_cfg.2230013505 May 28 01:29:46 PM PDT 24 May 28 01:29:52 PM PDT 24 692050956 ps
T677 /workspace/coverage/default/36.sram_ctrl_mem_walk.1832737635 May 28 01:31:50 PM PDT 24 May 28 01:37:32 PM PDT 24 44664562200 ps
T678 /workspace/coverage/default/16.sram_ctrl_executable.2581088029 May 28 01:29:25 PM PDT 24 May 28 01:34:28 PM PDT 24 10169769401 ps
T679 /workspace/coverage/default/13.sram_ctrl_ram_cfg.435201695 May 28 01:29:22 PM PDT 24 May 28 01:29:28 PM PDT 24 784748119 ps
T680 /workspace/coverage/default/42.sram_ctrl_alert_test.480213774 May 28 01:32:36 PM PDT 24 May 28 01:32:38 PM PDT 24 15893051 ps
T681 /workspace/coverage/default/14.sram_ctrl_regwen.1321812137 May 28 01:29:13 PM PDT 24 May 28 01:36:05 PM PDT 24 7182910937 ps
T682 /workspace/coverage/default/2.sram_ctrl_mem_walk.836017601 May 28 01:28:35 PM PDT 24 May 28 01:34:22 PM PDT 24 18705769552 ps
T683 /workspace/coverage/default/31.sram_ctrl_alert_test.3854810372 May 28 01:31:05 PM PDT 24 May 28 01:31:09 PM PDT 24 18645103 ps
T128 /workspace/coverage/default/20.sram_ctrl_stress_all_with_rand_reset.204798694 May 28 01:29:48 PM PDT 24 May 28 01:30:10 PM PDT 24 1259807196 ps
T684 /workspace/coverage/default/20.sram_ctrl_multiple_keys.526638427 May 28 01:29:56 PM PDT 24 May 28 01:51:35 PM PDT 24 19305863066 ps
T685 /workspace/coverage/default/47.sram_ctrl_max_throughput.2410593490 May 28 01:33:29 PM PDT 24 May 28 01:33:40 PM PDT 24 707256503 ps
T686 /workspace/coverage/default/48.sram_ctrl_alert_test.1198879050 May 28 01:33:48 PM PDT 24 May 28 01:33:50 PM PDT 24 44506388 ps
T687 /workspace/coverage/default/1.sram_ctrl_smoke.1858883950 May 28 01:28:29 PM PDT 24 May 28 01:28:56 PM PDT 24 1089626707 ps
T688 /workspace/coverage/default/42.sram_ctrl_mem_walk.3357280607 May 28 01:32:39 PM PDT 24 May 28 01:36:35 PM PDT 24 3952538593 ps
T689 /workspace/coverage/default/22.sram_ctrl_throughput_w_partial_write.88437881 May 28 01:30:03 PM PDT 24 May 28 01:30:36 PM PDT 24 760698390 ps
T690 /workspace/coverage/default/1.sram_ctrl_regwen.2389969915 May 28 01:28:30 PM PDT 24 May 28 01:38:28 PM PDT 24 30073798049 ps
T691 /workspace/coverage/default/4.sram_ctrl_partial_access_b2b.3684988644 May 28 01:28:42 PM PDT 24 May 28 01:37:19 PM PDT 24 11415135686 ps
T692 /workspace/coverage/default/28.sram_ctrl_mem_walk.2755722671 May 28 01:30:57 PM PDT 24 May 28 01:33:34 PM PDT 24 7203185001 ps
T693 /workspace/coverage/default/37.sram_ctrl_executable.3667681918 May 28 01:32:00 PM PDT 24 May 28 01:41:56 PM PDT 24 12516580528 ps
T694 /workspace/coverage/default/32.sram_ctrl_mem_walk.899873117 May 28 01:31:22 PM PDT 24 May 28 01:34:09 PM PDT 24 29588754196 ps
T695 /workspace/coverage/default/23.sram_ctrl_max_throughput.3275556286 May 28 01:30:18 PM PDT 24 May 28 01:32:48 PM PDT 24 9534463231 ps
T696 /workspace/coverage/default/1.sram_ctrl_stress_pipeline.2517439835 May 28 01:28:28 PM PDT 24 May 28 01:34:46 PM PDT 24 63469603148 ps
T697 /workspace/coverage/default/39.sram_ctrl_partial_access_b2b.1931301188 May 28 01:32:16 PM PDT 24 May 28 01:39:24 PM PDT 24 16840705947 ps
T698 /workspace/coverage/default/14.sram_ctrl_multiple_keys.1512909764 May 28 01:29:13 PM PDT 24 May 28 01:42:52 PM PDT 24 55290035313 ps
T699 /workspace/coverage/default/8.sram_ctrl_ram_cfg.3136219408 May 28 01:29:04 PM PDT 24 May 28 01:29:11 PM PDT 24 3051985218 ps
T700 /workspace/coverage/default/32.sram_ctrl_ram_cfg.1824533242 May 28 01:31:18 PM PDT 24 May 28 01:31:23 PM PDT 24 1406032098 ps
T701 /workspace/coverage/default/32.sram_ctrl_smoke.1405458772 May 28 01:31:04 PM PDT 24 May 28 01:31:26 PM PDT 24 4498223039 ps
T702 /workspace/coverage/default/22.sram_ctrl_ram_cfg.2805917093 May 28 01:30:02 PM PDT 24 May 28 01:30:09 PM PDT 24 378116418 ps
T703 /workspace/coverage/default/9.sram_ctrl_lc_escalation.1141157851 May 28 01:29:04 PM PDT 24 May 28 01:30:19 PM PDT 24 11037524259 ps
T704 /workspace/coverage/default/36.sram_ctrl_stress_pipeline.1948385347 May 28 01:31:49 PM PDT 24 May 28 01:39:21 PM PDT 24 8890009984 ps
T705 /workspace/coverage/default/28.sram_ctrl_executable.127119799 May 28 01:30:59 PM PDT 24 May 28 01:40:32 PM PDT 24 9897137662 ps
T706 /workspace/coverage/default/35.sram_ctrl_stress_all_with_rand_reset.1641320633 May 28 01:31:49 PM PDT 24 May 28 01:32:05 PM PDT 24 305059483 ps
T707 /workspace/coverage/default/42.sram_ctrl_stress_all_with_rand_reset.1087957097 May 28 01:32:34 PM PDT 24 May 28 01:33:15 PM PDT 24 955723080 ps
T708 /workspace/coverage/default/13.sram_ctrl_executable.166386994 May 28 01:29:14 PM PDT 24 May 28 01:39:57 PM PDT 24 52777303300 ps
T709 /workspace/coverage/default/42.sram_ctrl_max_throughput.4018988798 May 28 01:32:36 PM PDT 24 May 28 01:34:43 PM PDT 24 3345454611 ps
T710 /workspace/coverage/default/41.sram_ctrl_mem_partial_access.526335684 May 28 01:32:25 PM PDT 24 May 28 01:33:45 PM PDT 24 2490469423 ps
T711 /workspace/coverage/default/48.sram_ctrl_smoke.1576218507 May 28 01:33:49 PM PDT 24 May 28 01:34:08 PM PDT 24 894706138 ps
T712 /workspace/coverage/default/21.sram_ctrl_throughput_w_partial_write.2293864859 May 28 01:30:02 PM PDT 24 May 28 01:30:12 PM PDT 24 2838265751 ps
T129 /workspace/coverage/default/31.sram_ctrl_stress_all_with_rand_reset.4093825973 May 28 01:31:06 PM PDT 24 May 28 01:31:25 PM PDT 24 532202282 ps
T713 /workspace/coverage/default/47.sram_ctrl_multiple_keys.244200139 May 28 01:33:31 PM PDT 24 May 28 01:40:50 PM PDT 24 6606384908 ps
T714 /workspace/coverage/default/37.sram_ctrl_stress_all_with_rand_reset.4096300518 May 28 01:32:01 PM PDT 24 May 28 01:32:24 PM PDT 24 618428961 ps
T715 /workspace/coverage/default/34.sram_ctrl_ram_cfg.3560582764 May 28 01:31:27 PM PDT 24 May 28 01:31:33 PM PDT 24 411995526 ps
T716 /workspace/coverage/default/33.sram_ctrl_executable.3560645233 May 28 01:31:25 PM PDT 24 May 28 01:47:57 PM PDT 24 87731081094 ps
T717 /workspace/coverage/default/5.sram_ctrl_bijection.2003021996 May 28 01:28:46 PM PDT 24 May 28 01:52:59 PM PDT 24 241781219098 ps
T718 /workspace/coverage/default/33.sram_ctrl_multiple_keys.2298980717 May 28 01:31:22 PM PDT 24 May 28 01:38:13 PM PDT 24 7180494209 ps
T719 /workspace/coverage/default/37.sram_ctrl_mem_walk.3844066468 May 28 01:32:02 PM PDT 24 May 28 01:37:01 PM PDT 24 21880267617 ps
T720 /workspace/coverage/default/12.sram_ctrl_partial_access.1774225967 May 28 01:29:13 PM PDT 24 May 28 01:29:34 PM PDT 24 1206767265 ps
T721 /workspace/coverage/default/16.sram_ctrl_ram_cfg.638296846 May 28 01:29:22 PM PDT 24 May 28 01:29:27 PM PDT 24 1352832316 ps
T722 /workspace/coverage/default/21.sram_ctrl_alert_test.1034002322 May 28 01:30:00 PM PDT 24 May 28 01:30:01 PM PDT 24 52832997 ps
T723 /workspace/coverage/default/37.sram_ctrl_partial_access_b2b.1111746863 May 28 01:31:53 PM PDT 24 May 28 01:40:09 PM PDT 24 20493008841 ps
T724 /workspace/coverage/default/4.sram_ctrl_regwen.3479885208 May 28 01:28:44 PM PDT 24 May 28 01:44:31 PM PDT 24 75879676900 ps
T725 /workspace/coverage/default/4.sram_ctrl_multiple_keys.4154160477 May 28 01:28:45 PM PDT 24 May 28 01:41:44 PM PDT 24 25356867563 ps
T726 /workspace/coverage/default/17.sram_ctrl_multiple_keys.1189867613 May 28 01:29:35 PM PDT 24 May 28 01:51:40 PM PDT 24 17346700706 ps
T727 /workspace/coverage/default/48.sram_ctrl_lc_escalation.3397528024 May 28 01:33:43 PM PDT 24 May 28 01:34:54 PM PDT 24 32976946784 ps
T728 /workspace/coverage/default/2.sram_ctrl_alert_test.536181423 May 28 01:28:38 PM PDT 24 May 28 01:28:40 PM PDT 24 115142265 ps
T729 /workspace/coverage/default/2.sram_ctrl_smoke.2086334161 May 28 01:28:31 PM PDT 24 May 28 01:30:17 PM PDT 24 2309722317 ps
T730 /workspace/coverage/default/38.sram_ctrl_partial_access.3585598945 May 28 01:32:03 PM PDT 24 May 28 01:32:24 PM PDT 24 16861944971 ps
T731 /workspace/coverage/default/15.sram_ctrl_executable.4122959743 May 28 01:29:22 PM PDT 24 May 28 01:30:57 PM PDT 24 2238135058 ps
T732 /workspace/coverage/default/7.sram_ctrl_alert_test.4243172407 May 28 01:29:01 PM PDT 24 May 28 01:29:06 PM PDT 24 36710150 ps
T733 /workspace/coverage/default/26.sram_ctrl_mem_walk.2420382451 May 28 01:30:40 PM PDT 24 May 28 01:33:13 PM PDT 24 2631570021 ps
T734 /workspace/coverage/default/23.sram_ctrl_partial_access.3332890501 May 28 01:30:14 PM PDT 24 May 28 01:30:40 PM PDT 24 5847930403 ps
T735 /workspace/coverage/default/26.sram_ctrl_multiple_keys.607063067 May 28 01:30:40 PM PDT 24 May 28 01:39:00 PM PDT 24 10714075568 ps
T736 /workspace/coverage/default/21.sram_ctrl_regwen.2450840244 May 28 01:30:03 PM PDT 24 May 28 01:45:21 PM PDT 24 79174722423 ps
T737 /workspace/coverage/default/0.sram_ctrl_lc_escalation.923384869 May 28 01:28:27 PM PDT 24 May 28 01:28:36 PM PDT 24 907038842 ps
T738 /workspace/coverage/default/37.sram_ctrl_mem_partial_access.1418483878 May 28 01:32:03 PM PDT 24 May 28 01:33:29 PM PDT 24 6153265641 ps
T739 /workspace/coverage/default/19.sram_ctrl_throughput_w_partial_write.1201516919 May 28 01:29:46 PM PDT 24 May 28 01:30:08 PM PDT 24 2929523360 ps
T740 /workspace/coverage/default/42.sram_ctrl_multiple_keys.1429893457 May 28 01:32:37 PM PDT 24 May 28 01:36:17 PM PDT 24 16967655116 ps
T741 /workspace/coverage/default/29.sram_ctrl_max_throughput.3170840324 May 28 01:30:56 PM PDT 24 May 28 01:31:24 PM PDT 24 718378070 ps
T742 /workspace/coverage/default/38.sram_ctrl_stress_all_with_rand_reset.1969636489 May 28 01:32:03 PM PDT 24 May 28 01:32:58 PM PDT 24 3893124661 ps
T743 /workspace/coverage/default/26.sram_ctrl_alert_test.2116615667 May 28 01:30:41 PM PDT 24 May 28 01:30:44 PM PDT 24 37915963 ps
T744 /workspace/coverage/default/9.sram_ctrl_bijection.1117485322 May 28 01:29:04 PM PDT 24 May 28 01:50:27 PM PDT 24 102005499294 ps
T745 /workspace/coverage/default/24.sram_ctrl_partial_access_b2b.485723064 May 28 01:30:17 PM PDT 24 May 28 01:35:29 PM PDT 24 6299396498 ps
T746 /workspace/coverage/default/11.sram_ctrl_max_throughput.262349759 May 28 01:29:12 PM PDT 24 May 28 01:29:35 PM PDT 24 2911737799 ps
T747 /workspace/coverage/default/26.sram_ctrl_smoke.647383694 May 28 01:30:39 PM PDT 24 May 28 01:33:01 PM PDT 24 14770976921 ps
T748 /workspace/coverage/default/36.sram_ctrl_executable.2486792247 May 28 01:31:50 PM PDT 24 May 28 01:47:36 PM PDT 24 103764012004 ps
T749 /workspace/coverage/default/10.sram_ctrl_mem_walk.4158048646 May 28 01:29:00 PM PDT 24 May 28 01:31:52 PM PDT 24 37411801575 ps
T750 /workspace/coverage/default/19.sram_ctrl_executable.2603926218 May 28 01:29:46 PM PDT 24 May 28 01:47:03 PM PDT 24 34692554148 ps
T751 /workspace/coverage/default/7.sram_ctrl_partial_access_b2b.330958515 May 28 01:28:59 PM PDT 24 May 28 01:37:28 PM PDT 24 21261201150 ps
T752 /workspace/coverage/default/46.sram_ctrl_executable.932848341 May 28 01:33:18 PM PDT 24 May 28 01:40:26 PM PDT 24 10813170109 ps
T753 /workspace/coverage/default/24.sram_ctrl_partial_access.293546363 May 28 01:30:16 PM PDT 24 May 28 01:30:33 PM PDT 24 1130424427 ps
T754 /workspace/coverage/default/29.sram_ctrl_lc_escalation.1012682859 May 28 01:30:49 PM PDT 24 May 28 01:31:54 PM PDT 24 11011965873 ps
T755 /workspace/coverage/default/45.sram_ctrl_ram_cfg.536056251 May 28 01:33:17 PM PDT 24 May 28 01:33:23 PM PDT 24 1243308821 ps
T756 /workspace/coverage/default/3.sram_ctrl_bijection.2040335536 May 28 01:28:38 PM PDT 24 May 28 01:42:36 PM PDT 24 52757388139 ps
T757 /workspace/coverage/default/10.sram_ctrl_stress_all_with_rand_reset.3142856823 May 28 01:29:06 PM PDT 24 May 28 01:29:26 PM PDT 24 1889193984 ps
T758 /workspace/coverage/default/40.sram_ctrl_mem_partial_access.571981566 May 28 01:32:27 PM PDT 24 May 28 01:35:09 PM PDT 24 5011007232 ps
T759 /workspace/coverage/default/6.sram_ctrl_regwen.2952169470 May 28 01:28:46 PM PDT 24 May 28 01:35:59 PM PDT 24 2623206824 ps
T760 /workspace/coverage/default/8.sram_ctrl_partial_access.1745334813 May 28 01:29:06 PM PDT 24 May 28 01:29:24 PM PDT 24 4484977687 ps
T761 /workspace/coverage/default/46.sram_ctrl_partial_access_b2b.3311040707 May 28 01:33:17 PM PDT 24 May 28 01:36:29 PM PDT 24 23571463319 ps
T762 /workspace/coverage/default/4.sram_ctrl_mem_walk.879371109 May 28 01:28:46 PM PDT 24 May 28 01:34:43 PM PDT 24 27129346616 ps
T763 /workspace/coverage/default/20.sram_ctrl_bijection.3143762129 May 28 01:29:46 PM PDT 24 May 28 01:54:49 PM PDT 24 122934581868 ps
T764 /workspace/coverage/default/27.sram_ctrl_smoke.1827247590 May 28 01:30:40 PM PDT 24 May 28 01:30:57 PM PDT 24 856535087 ps
T765 /workspace/coverage/default/39.sram_ctrl_regwen.210106182 May 28 01:32:14 PM PDT 24 May 28 02:00:31 PM PDT 24 12953630768 ps
T766 /workspace/coverage/default/35.sram_ctrl_mem_partial_access.314527641 May 28 01:31:51 PM PDT 24 May 28 01:34:39 PM PDT 24 20816911116 ps
T767 /workspace/coverage/default/46.sram_ctrl_regwen.242814294 May 28 01:33:19 PM PDT 24 May 28 01:42:16 PM PDT 24 2896343230 ps
T768 /workspace/coverage/default/25.sram_ctrl_smoke.3140047820 May 28 01:30:14 PM PDT 24 May 28 01:31:08 PM PDT 24 1917701652 ps
T769 /workspace/coverage/default/17.sram_ctrl_stress_all_with_rand_reset.3367526050 May 28 01:29:34 PM PDT 24 May 28 01:30:12 PM PDT 24 2280604060 ps
T770 /workspace/coverage/default/6.sram_ctrl_max_throughput.756763503 May 28 01:28:47 PM PDT 24 May 28 01:29:31 PM PDT 24 1467951621 ps
T771 /workspace/coverage/default/44.sram_ctrl_throughput_w_partial_write.3268161250 May 28 01:33:05 PM PDT 24 May 28 01:35:20 PM PDT 24 2579720195 ps
T772 /workspace/coverage/default/14.sram_ctrl_smoke.2407049813 May 28 01:29:12 PM PDT 24 May 28 01:29:22 PM PDT 24 861013255 ps
T773 /workspace/coverage/default/39.sram_ctrl_stress_pipeline.4130304576 May 28 01:32:17 PM PDT 24 May 28 01:34:58 PM PDT 24 2545039131 ps
T774 /workspace/coverage/default/6.sram_ctrl_throughput_w_partial_write.3036443314 May 28 01:28:46 PM PDT 24 May 28 01:29:49 PM PDT 24 773623107 ps
T775 /workspace/coverage/default/48.sram_ctrl_mem_walk.503598808 May 28 01:33:43 PM PDT 24 May 28 01:36:33 PM PDT 24 43120126937 ps
T776 /workspace/coverage/default/48.sram_ctrl_stress_pipeline.2042741626 May 28 01:33:44 PM PDT 24 May 28 01:39:16 PM PDT 24 6984287824 ps
T777 /workspace/coverage/default/15.sram_ctrl_partial_access_b2b.2238325784 May 28 01:29:25 PM PDT 24 May 28 01:35:05 PM PDT 24 26025153656 ps
T778 /workspace/coverage/default/5.sram_ctrl_multiple_keys.1395803557 May 28 01:28:45 PM PDT 24 May 28 01:51:13 PM PDT 24 29192039016 ps
T779 /workspace/coverage/default/34.sram_ctrl_stress_all_with_rand_reset.2681537640 May 28 01:31:44 PM PDT 24 May 28 01:32:01 PM PDT 24 1475313434 ps
T780 /workspace/coverage/default/35.sram_ctrl_lc_escalation.2260004492 May 28 01:31:40 PM PDT 24 May 28 01:32:26 PM PDT 24 7023411482 ps
T781 /workspace/coverage/default/27.sram_ctrl_stress_pipeline.2062286813 May 28 01:30:43 PM PDT 24 May 28 01:36:47 PM PDT 24 78852705007 ps
T782 /workspace/coverage/default/1.sram_ctrl_max_throughput.3211602903 May 28 01:28:29 PM PDT 24 May 28 01:31:10 PM PDT 24 1195333395 ps
T783 /workspace/coverage/default/9.sram_ctrl_regwen.1677136050 May 28 01:29:00 PM PDT 24 May 28 01:53:51 PM PDT 24 17423304508 ps
T784 /workspace/coverage/default/45.sram_ctrl_throughput_w_partial_write.332131057 May 28 01:33:17 PM PDT 24 May 28 01:35:45 PM PDT 24 5545496747 ps
T785 /workspace/coverage/default/8.sram_ctrl_mem_walk.1176243342 May 28 01:29:05 PM PDT 24 May 28 01:31:42 PM PDT 24 6910862420 ps
T786 /workspace/coverage/default/16.sram_ctrl_throughput_w_partial_write.411115935 May 28 01:29:23 PM PDT 24 May 28 01:31:14 PM PDT 24 820351915 ps
T787 /workspace/coverage/default/43.sram_ctrl_throughput_w_partial_write.3922495046 May 28 01:32:49 PM PDT 24 May 28 01:34:49 PM PDT 24 1643826714 ps
0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%