Tests
dashboard | hierarchy | modlist | groups | tests | asserts
Total Coverage Summary 
SCORELINECONDTOGGLEFSMBRANCHASSERTGROUP
97.99 99.19 94.27 99.72 100.00 96.03 99.12 97.62


Total test records in report: 1035
tests.html | tests1.html | tests2.html | tests3.html | tests4.html | tests5.html | tests6.html | tests7.html | tests8.html | tests9.html | tests10.html | tests11.html | tests12.html | tests13.html | tests14.html | tests15.html | tests16.html | tests17.html | tests18.html | tests19.html | tests20.html | tests21.html

T547 /workspace/coverage/default/24.sram_ctrl_mem_partial_access.1410158724 Jul 15 06:17:08 PM PDT 24 Jul 15 06:18:31 PM PDT 24 3027950082 ps
T548 /workspace/coverage/default/26.sram_ctrl_regwen.1914595162 Jul 15 06:17:28 PM PDT 24 Jul 15 06:31:34 PM PDT 24 5626208621 ps
T549 /workspace/coverage/default/26.sram_ctrl_partial_access.2475364621 Jul 15 06:17:22 PM PDT 24 Jul 15 06:17:44 PM PDT 24 3615228161 ps
T550 /workspace/coverage/default/0.sram_ctrl_stress_all.3228005331 Jul 15 06:15:27 PM PDT 24 Jul 15 07:37:54 PM PDT 24 82207991228 ps
T551 /workspace/coverage/default/11.sram_ctrl_partial_access_b2b.3353920659 Jul 15 06:15:54 PM PDT 24 Jul 15 06:22:29 PM PDT 24 7474865202 ps
T552 /workspace/coverage/default/7.sram_ctrl_partial_access.1410240331 Jul 15 06:15:42 PM PDT 24 Jul 15 06:16:03 PM PDT 24 1216370017 ps
T553 /workspace/coverage/default/20.sram_ctrl_smoke.4271525519 Jul 15 06:16:36 PM PDT 24 Jul 15 06:16:45 PM PDT 24 935401333 ps
T554 /workspace/coverage/default/29.sram_ctrl_access_during_key_req.2295807567 Jul 15 06:17:43 PM PDT 24 Jul 15 06:31:25 PM PDT 24 11792412653 ps
T555 /workspace/coverage/default/37.sram_ctrl_max_throughput.1328390025 Jul 15 06:18:46 PM PDT 24 Jul 15 06:20:38 PM PDT 24 10841201986 ps
T556 /workspace/coverage/default/47.sram_ctrl_regwen.2140044294 Jul 15 06:20:33 PM PDT 24 Jul 15 06:46:33 PM PDT 24 14091915798 ps
T557 /workspace/coverage/default/40.sram_ctrl_multiple_keys.745261262 Jul 15 06:19:29 PM PDT 24 Jul 15 06:42:23 PM PDT 24 126798908360 ps
T558 /workspace/coverage/default/44.sram_ctrl_bijection.2198754322 Jul 15 06:19:58 PM PDT 24 Jul 15 06:52:22 PM PDT 24 111539981678 ps
T559 /workspace/coverage/default/2.sram_ctrl_max_throughput.2554092501 Jul 15 06:15:28 PM PDT 24 Jul 15 06:17:17 PM PDT 24 842738951 ps
T560 /workspace/coverage/default/43.sram_ctrl_stress_pipeline.1884701478 Jul 15 06:19:49 PM PDT 24 Jul 15 06:22:34 PM PDT 24 6165964006 ps
T561 /workspace/coverage/default/27.sram_ctrl_regwen.2667358057 Jul 15 06:17:29 PM PDT 24 Jul 15 06:30:46 PM PDT 24 5007929823 ps
T562 /workspace/coverage/default/19.sram_ctrl_mem_partial_access.1242357786 Jul 15 06:16:35 PM PDT 24 Jul 15 06:17:59 PM PDT 24 2995112788 ps
T563 /workspace/coverage/default/41.sram_ctrl_ram_cfg.2535702078 Jul 15 06:19:50 PM PDT 24 Jul 15 06:19:54 PM PDT 24 1411826039 ps
T564 /workspace/coverage/default/46.sram_ctrl_throughput_w_partial_write.4079687136 Jul 15 06:20:12 PM PDT 24 Jul 15 06:20:46 PM PDT 24 1430032144 ps
T565 /workspace/coverage/default/40.sram_ctrl_partial_access_b2b.2596026689 Jul 15 06:19:29 PM PDT 24 Jul 15 06:24:21 PM PDT 24 5297996069 ps
T566 /workspace/coverage/default/23.sram_ctrl_bijection.3003724580 Jul 15 06:16:57 PM PDT 24 Jul 15 06:49:27 PM PDT 24 106215153408 ps
T567 /workspace/coverage/default/13.sram_ctrl_mem_walk.2672562224 Jul 15 06:16:05 PM PDT 24 Jul 15 06:18:41 PM PDT 24 30075618169 ps
T568 /workspace/coverage/default/20.sram_ctrl_max_throughput.2957012439 Jul 15 06:16:42 PM PDT 24 Jul 15 06:17:22 PM PDT 24 2917857424 ps
T569 /workspace/coverage/default/37.sram_ctrl_alert_test.2903309900 Jul 15 06:18:58 PM PDT 24 Jul 15 06:19:00 PM PDT 24 23840291 ps
T570 /workspace/coverage/default/42.sram_ctrl_multiple_keys.1360344675 Jul 15 06:19:45 PM PDT 24 Jul 15 06:48:02 PM PDT 24 54347213657 ps
T571 /workspace/coverage/default/6.sram_ctrl_mem_partial_access.1324920453 Jul 15 06:15:46 PM PDT 24 Jul 15 06:16:56 PM PDT 24 3976049548 ps
T572 /workspace/coverage/default/46.sram_ctrl_stress_all_with_rand_reset.3904773821 Jul 15 06:20:18 PM PDT 24 Jul 15 06:20:32 PM PDT 24 305539220 ps
T573 /workspace/coverage/default/35.sram_ctrl_lc_escalation.967099719 Jul 15 06:18:23 PM PDT 24 Jul 15 06:18:31 PM PDT 24 3980207317 ps
T574 /workspace/coverage/default/1.sram_ctrl_partial_access_b2b.1381201939 Jul 15 06:15:36 PM PDT 24 Jul 15 06:24:46 PM PDT 24 208537543394 ps
T575 /workspace/coverage/default/1.sram_ctrl_stress_all_with_rand_reset.1707657716 Jul 15 06:15:36 PM PDT 24 Jul 15 06:15:48 PM PDT 24 397339845 ps
T576 /workspace/coverage/default/35.sram_ctrl_max_throughput.3605253335 Jul 15 06:18:22 PM PDT 24 Jul 15 06:18:56 PM PDT 24 763510540 ps
T577 /workspace/coverage/default/48.sram_ctrl_stress_all.1544161751 Jul 15 06:20:42 PM PDT 24 Jul 15 07:18:30 PM PDT 24 68665182658 ps
T578 /workspace/coverage/default/13.sram_ctrl_throughput_w_partial_write.1895504318 Jul 15 06:16:03 PM PDT 24 Jul 15 06:16:30 PM PDT 24 1466778934 ps
T579 /workspace/coverage/default/10.sram_ctrl_mem_walk.1227516495 Jul 15 06:15:55 PM PDT 24 Jul 15 06:18:10 PM PDT 24 2500772364 ps
T580 /workspace/coverage/default/28.sram_ctrl_stress_all.368917133 Jul 15 06:17:35 PM PDT 24 Jul 15 07:50:24 PM PDT 24 72320591863 ps
T581 /workspace/coverage/default/5.sram_ctrl_mem_walk.395138767 Jul 15 06:15:43 PM PDT 24 Jul 15 06:17:56 PM PDT 24 7890084161 ps
T582 /workspace/coverage/default/7.sram_ctrl_max_throughput.1657112922 Jul 15 06:15:44 PM PDT 24 Jul 15 06:17:29 PM PDT 24 793164983 ps
T124 /workspace/coverage/default/45.sram_ctrl_stress_all_with_rand_reset.342823155 Jul 15 06:20:06 PM PDT 24 Jul 15 06:20:48 PM PDT 24 1663247531 ps
T583 /workspace/coverage/default/27.sram_ctrl_mem_walk.3912435197 Jul 15 06:17:28 PM PDT 24 Jul 15 06:22:26 PM PDT 24 5364434899 ps
T584 /workspace/coverage/default/2.sram_ctrl_regwen.2610216769 Jul 15 06:15:28 PM PDT 24 Jul 15 06:33:26 PM PDT 24 17403299419 ps
T585 /workspace/coverage/default/20.sram_ctrl_throughput_w_partial_write.3902169046 Jul 15 06:16:42 PM PDT 24 Jul 15 06:17:08 PM PDT 24 759567196 ps
T586 /workspace/coverage/default/6.sram_ctrl_bijection.234476646 Jul 15 06:15:44 PM PDT 24 Jul 15 07:00:03 PM PDT 24 690242002373 ps
T587 /workspace/coverage/default/12.sram_ctrl_partial_access_b2b.3454697621 Jul 15 06:15:59 PM PDT 24 Jul 15 06:22:05 PM PDT 24 83106617178 ps
T588 /workspace/coverage/default/11.sram_ctrl_max_throughput.1383947403 Jul 15 06:15:57 PM PDT 24 Jul 15 06:16:18 PM PDT 24 740734487 ps
T589 /workspace/coverage/default/25.sram_ctrl_partial_access_b2b.3701857311 Jul 15 06:17:13 PM PDT 24 Jul 15 06:23:26 PM PDT 24 13887095242 ps
T590 /workspace/coverage/default/12.sram_ctrl_executable.1728101723 Jul 15 06:16:04 PM PDT 24 Jul 15 06:38:48 PM PDT 24 47210769461 ps
T591 /workspace/coverage/default/28.sram_ctrl_regwen.759976856 Jul 15 06:17:38 PM PDT 24 Jul 15 06:23:16 PM PDT 24 6665498244 ps
T592 /workspace/coverage/default/38.sram_ctrl_max_throughput.473351499 Jul 15 06:19:06 PM PDT 24 Jul 15 06:21:37 PM PDT 24 784779977 ps
T593 /workspace/coverage/default/28.sram_ctrl_executable.1245093007 Jul 15 06:17:35 PM PDT 24 Jul 15 06:23:00 PM PDT 24 5028255164 ps
T104 /workspace/coverage/default/13.sram_ctrl_mem_partial_access.3363280580 Jul 15 06:16:03 PM PDT 24 Jul 15 06:18:08 PM PDT 24 1628235529 ps
T594 /workspace/coverage/default/29.sram_ctrl_multiple_keys.3948324274 Jul 15 06:17:40 PM PDT 24 Jul 15 06:25:10 PM PDT 24 7493438047 ps
T595 /workspace/coverage/default/46.sram_ctrl_partial_access_b2b.3839834492 Jul 15 06:20:12 PM PDT 24 Jul 15 06:27:22 PM PDT 24 16677752650 ps
T596 /workspace/coverage/default/13.sram_ctrl_regwen.3539983248 Jul 15 06:16:05 PM PDT 24 Jul 15 06:30:15 PM PDT 24 27253667352 ps
T597 /workspace/coverage/default/10.sram_ctrl_executable.2742191250 Jul 15 06:15:59 PM PDT 24 Jul 15 06:26:54 PM PDT 24 3421852371 ps
T598 /workspace/coverage/default/40.sram_ctrl_smoke.2004562570 Jul 15 06:19:27 PM PDT 24 Jul 15 06:19:51 PM PDT 24 10603874199 ps
T35 /workspace/coverage/default/2.sram_ctrl_sec_cm.1758763232 Jul 15 06:15:28 PM PDT 24 Jul 15 06:15:32 PM PDT 24 286339359 ps
T599 /workspace/coverage/default/27.sram_ctrl_mem_partial_access.385752402 Jul 15 06:17:26 PM PDT 24 Jul 15 06:19:38 PM PDT 24 1679479077 ps
T600 /workspace/coverage/default/24.sram_ctrl_mem_walk.2572549445 Jul 15 06:17:08 PM PDT 24 Jul 15 06:23:06 PM PDT 24 98367732462 ps
T601 /workspace/coverage/default/43.sram_ctrl_mem_walk.1153605151 Jul 15 06:20:00 PM PDT 24 Jul 15 06:22:07 PM PDT 24 9877950570 ps
T602 /workspace/coverage/default/29.sram_ctrl_partial_access.4096563540 Jul 15 06:17:40 PM PDT 24 Jul 15 06:19:16 PM PDT 24 1263199890 ps
T603 /workspace/coverage/default/23.sram_ctrl_ram_cfg.543538034 Jul 15 06:17:04 PM PDT 24 Jul 15 06:17:08 PM PDT 24 463743391 ps
T604 /workspace/coverage/default/21.sram_ctrl_alert_test.1001263273 Jul 15 06:16:53 PM PDT 24 Jul 15 06:16:54 PM PDT 24 14072385 ps
T605 /workspace/coverage/default/4.sram_ctrl_smoke.4249830876 Jul 15 06:15:33 PM PDT 24 Jul 15 06:15:43 PM PDT 24 1364476362 ps
T606 /workspace/coverage/default/25.sram_ctrl_throughput_w_partial_write.3742037458 Jul 15 06:17:10 PM PDT 24 Jul 15 06:17:16 PM PDT 24 703745422 ps
T607 /workspace/coverage/default/31.sram_ctrl_bijection.3955623918 Jul 15 06:17:56 PM PDT 24 Jul 15 06:50:20 PM PDT 24 116261712073 ps
T608 /workspace/coverage/default/37.sram_ctrl_mem_walk.4136011948 Jul 15 06:18:58 PM PDT 24 Jul 15 06:21:42 PM PDT 24 7060077427 ps
T609 /workspace/coverage/default/4.sram_ctrl_max_throughput.534570786 Jul 15 06:15:42 PM PDT 24 Jul 15 06:15:53 PM PDT 24 723661393 ps
T610 /workspace/coverage/default/43.sram_ctrl_access_during_key_req.2952528181 Jul 15 06:19:52 PM PDT 24 Jul 15 06:26:11 PM PDT 24 3509887153 ps
T611 /workspace/coverage/default/19.sram_ctrl_smoke.86523981 Jul 15 06:16:29 PM PDT 24 Jul 15 06:16:47 PM PDT 24 10365468635 ps
T612 /workspace/coverage/default/7.sram_ctrl_executable.4090060006 Jul 15 06:15:45 PM PDT 24 Jul 15 06:42:20 PM PDT 24 56874339581 ps
T613 /workspace/coverage/default/44.sram_ctrl_stress_all.3749339529 Jul 15 06:19:58 PM PDT 24 Jul 15 08:21:37 PM PDT 24 165645879843 ps
T614 /workspace/coverage/default/46.sram_ctrl_smoke.176671382 Jul 15 06:20:16 PM PDT 24 Jul 15 06:20:33 PM PDT 24 1116813022 ps
T615 /workspace/coverage/default/33.sram_ctrl_throughput_w_partial_write.3284831281 Jul 15 06:18:10 PM PDT 24 Jul 15 06:19:25 PM PDT 24 2992466924 ps
T616 /workspace/coverage/default/41.sram_ctrl_max_throughput.4098448496 Jul 15 06:19:36 PM PDT 24 Jul 15 06:20:24 PM PDT 24 3015690209 ps
T617 /workspace/coverage/default/37.sram_ctrl_multiple_keys.815789871 Jul 15 06:18:38 PM PDT 24 Jul 15 06:24:01 PM PDT 24 3803699746 ps
T618 /workspace/coverage/default/2.sram_ctrl_stress_pipeline.3302385550 Jul 15 06:15:28 PM PDT 24 Jul 15 06:18:38 PM PDT 24 4391429232 ps
T619 /workspace/coverage/default/14.sram_ctrl_stress_all.3016923634 Jul 15 06:16:07 PM PDT 24 Jul 15 07:20:09 PM PDT 24 116728638807 ps
T620 /workspace/coverage/default/47.sram_ctrl_max_throughput.4188170513 Jul 15 06:20:25 PM PDT 24 Jul 15 06:21:32 PM PDT 24 809599281 ps
T621 /workspace/coverage/default/1.sram_ctrl_alert_test.1850802393 Jul 15 06:15:28 PM PDT 24 Jul 15 06:15:30 PM PDT 24 54263729 ps
T622 /workspace/coverage/default/40.sram_ctrl_stress_pipeline.4135031294 Jul 15 06:19:31 PM PDT 24 Jul 15 06:24:44 PM PDT 24 4745085630 ps
T623 /workspace/coverage/default/29.sram_ctrl_executable.2655201194 Jul 15 06:17:45 PM PDT 24 Jul 15 06:32:31 PM PDT 24 39182689778 ps
T624 /workspace/coverage/default/2.sram_ctrl_smoke.502481070 Jul 15 06:15:36 PM PDT 24 Jul 15 06:16:01 PM PDT 24 1410868499 ps
T625 /workspace/coverage/default/40.sram_ctrl_alert_test.114002930 Jul 15 06:19:35 PM PDT 24 Jul 15 06:19:36 PM PDT 24 21754700 ps
T626 /workspace/coverage/default/37.sram_ctrl_ram_cfg.2330586855 Jul 15 06:18:52 PM PDT 24 Jul 15 06:18:56 PM PDT 24 349396367 ps
T627 /workspace/coverage/default/44.sram_ctrl_partial_access.157752817 Jul 15 06:19:57 PM PDT 24 Jul 15 06:20:20 PM PDT 24 1184143594 ps
T628 /workspace/coverage/default/24.sram_ctrl_multiple_keys.2492951772 Jul 15 06:17:03 PM PDT 24 Jul 15 06:50:23 PM PDT 24 138933382282 ps
T629 /workspace/coverage/default/41.sram_ctrl_partial_access.1152466212 Jul 15 06:19:38 PM PDT 24 Jul 15 06:21:08 PM PDT 24 817096313 ps
T630 /workspace/coverage/default/41.sram_ctrl_stress_all_with_rand_reset.3616550169 Jul 15 06:19:42 PM PDT 24 Jul 15 06:19:50 PM PDT 24 248918085 ps
T631 /workspace/coverage/default/28.sram_ctrl_mem_walk.2929307317 Jul 15 06:17:34 PM PDT 24 Jul 15 06:21:39 PM PDT 24 4078804604 ps
T632 /workspace/coverage/default/30.sram_ctrl_alert_test.1791244049 Jul 15 06:17:54 PM PDT 24 Jul 15 06:17:55 PM PDT 24 14321647 ps
T633 /workspace/coverage/default/23.sram_ctrl_max_throughput.65481040 Jul 15 06:16:58 PM PDT 24 Jul 15 06:17:18 PM PDT 24 709470223 ps
T634 /workspace/coverage/default/49.sram_ctrl_throughput_w_partial_write.142997592 Jul 15 06:20:52 PM PDT 24 Jul 15 06:23:02 PM PDT 24 830404421 ps
T635 /workspace/coverage/default/0.sram_ctrl_bijection.3454260198 Jul 15 06:15:24 PM PDT 24 Jul 15 06:48:31 PM PDT 24 332015017586 ps
T636 /workspace/coverage/default/28.sram_ctrl_ram_cfg.1460563857 Jul 15 06:17:42 PM PDT 24 Jul 15 06:17:46 PM PDT 24 584548388 ps
T637 /workspace/coverage/default/24.sram_ctrl_regwen.384100931 Jul 15 06:17:04 PM PDT 24 Jul 15 06:43:20 PM PDT 24 13712771890 ps
T638 /workspace/coverage/default/0.sram_ctrl_multiple_keys.1588491646 Jul 15 06:15:23 PM PDT 24 Jul 15 06:30:38 PM PDT 24 13622007028 ps
T639 /workspace/coverage/default/40.sram_ctrl_stress_all_with_rand_reset.1672627583 Jul 15 06:19:35 PM PDT 24 Jul 15 06:20:12 PM PDT 24 3452807612 ps
T640 /workspace/coverage/default/42.sram_ctrl_stress_all.1815949432 Jul 15 06:19:51 PM PDT 24 Jul 15 08:23:55 PM PDT 24 1138362970174 ps
T641 /workspace/coverage/default/14.sram_ctrl_bijection.2526021435 Jul 15 06:16:01 PM PDT 24 Jul 15 06:35:24 PM PDT 24 74321220261 ps
T642 /workspace/coverage/default/8.sram_ctrl_alert_test.113322947 Jul 15 06:15:51 PM PDT 24 Jul 15 06:15:54 PM PDT 24 46250964 ps
T643 /workspace/coverage/default/39.sram_ctrl_regwen.186429281 Jul 15 06:19:24 PM PDT 24 Jul 15 06:31:39 PM PDT 24 26176552035 ps
T644 /workspace/coverage/default/25.sram_ctrl_regwen.2646059668 Jul 15 06:17:09 PM PDT 24 Jul 15 06:29:14 PM PDT 24 3015091146 ps
T645 /workspace/coverage/default/42.sram_ctrl_smoke.158085846 Jul 15 06:19:50 PM PDT 24 Jul 15 06:20:03 PM PDT 24 809192743 ps
T646 /workspace/coverage/default/46.sram_ctrl_executable.2137253840 Jul 15 06:20:19 PM PDT 24 Jul 15 06:42:45 PM PDT 24 57363057019 ps
T647 /workspace/coverage/default/46.sram_ctrl_mem_partial_access.793576682 Jul 15 06:20:19 PM PDT 24 Jul 15 06:22:45 PM PDT 24 4576109285 ps
T648 /workspace/coverage/default/49.sram_ctrl_ram_cfg.2769415818 Jul 15 06:20:48 PM PDT 24 Jul 15 06:20:52 PM PDT 24 1525960401 ps
T649 /workspace/coverage/default/12.sram_ctrl_ram_cfg.1007270168 Jul 15 06:16:02 PM PDT 24 Jul 15 06:16:06 PM PDT 24 1411170715 ps
T650 /workspace/coverage/default/3.sram_ctrl_throughput_w_partial_write.2644454378 Jul 15 06:15:36 PM PDT 24 Jul 15 06:15:47 PM PDT 24 998573472 ps
T651 /workspace/coverage/default/10.sram_ctrl_stress_all.214960167 Jul 15 06:16:00 PM PDT 24 Jul 15 08:34:57 PM PDT 24 1558882040497 ps
T652 /workspace/coverage/default/19.sram_ctrl_access_during_key_req.2041061283 Jul 15 06:16:30 PM PDT 24 Jul 15 06:29:58 PM PDT 24 58567057565 ps
T653 /workspace/coverage/default/34.sram_ctrl_lc_escalation.348979978 Jul 15 06:18:16 PM PDT 24 Jul 15 06:19:07 PM PDT 24 26100609263 ps
T654 /workspace/coverage/default/32.sram_ctrl_partial_access.3825679736 Jul 15 06:17:59 PM PDT 24 Jul 15 06:21:05 PM PDT 24 6469512003 ps
T655 /workspace/coverage/default/21.sram_ctrl_stress_all.4051962703 Jul 15 06:16:51 PM PDT 24 Jul 15 08:15:53 PM PDT 24 2093204019402 ps
T656 /workspace/coverage/default/44.sram_ctrl_lc_escalation.3503744661 Jul 15 06:19:59 PM PDT 24 Jul 15 06:21:33 PM PDT 24 30208628057 ps
T657 /workspace/coverage/default/19.sram_ctrl_stress_all_with_rand_reset.4173183134 Jul 15 06:16:38 PM PDT 24 Jul 15 06:17:25 PM PDT 24 3346603571 ps
T658 /workspace/coverage/default/28.sram_ctrl_partial_access.1632958530 Jul 15 06:17:35 PM PDT 24 Jul 15 06:18:37 PM PDT 24 900347606 ps
T659 /workspace/coverage/default/44.sram_ctrl_executable.1250349403 Jul 15 06:19:57 PM PDT 24 Jul 15 06:22:24 PM PDT 24 5762321489 ps
T660 /workspace/coverage/default/41.sram_ctrl_access_during_key_req.756657480 Jul 15 06:19:41 PM PDT 24 Jul 15 06:35:12 PM PDT 24 18652872975 ps
T661 /workspace/coverage/default/37.sram_ctrl_partial_access.3761609237 Jul 15 06:18:50 PM PDT 24 Jul 15 06:18:59 PM PDT 24 948186580 ps
T662 /workspace/coverage/default/39.sram_ctrl_ram_cfg.3968961415 Jul 15 06:19:21 PM PDT 24 Jul 15 06:19:25 PM PDT 24 1868984548 ps
T663 /workspace/coverage/default/1.sram_ctrl_lc_escalation.2015830032 Jul 15 06:15:35 PM PDT 24 Jul 15 06:16:27 PM PDT 24 26513424740 ps
T664 /workspace/coverage/default/42.sram_ctrl_throughput_w_partial_write.2511449552 Jul 15 06:19:44 PM PDT 24 Jul 15 06:19:53 PM PDT 24 720300191 ps
T665 /workspace/coverage/default/36.sram_ctrl_throughput_w_partial_write.2470831499 Jul 15 06:18:32 PM PDT 24 Jul 15 06:21:18 PM PDT 24 1603684379 ps
T666 /workspace/coverage/default/8.sram_ctrl_partial_access.911022483 Jul 15 06:15:49 PM PDT 24 Jul 15 06:16:07 PM PDT 24 3495186537 ps
T667 /workspace/coverage/default/45.sram_ctrl_partial_access_b2b.904605974 Jul 15 06:20:06 PM PDT 24 Jul 15 06:23:24 PM PDT 24 21226940875 ps
T668 /workspace/coverage/default/29.sram_ctrl_lc_escalation.562324204 Jul 15 06:17:45 PM PDT 24 Jul 15 06:18:21 PM PDT 24 6201612671 ps
T669 /workspace/coverage/default/44.sram_ctrl_stress_all_with_rand_reset.1671430415 Jul 15 06:20:07 PM PDT 24 Jul 15 06:23:56 PM PDT 24 36479059720 ps
T670 /workspace/coverage/default/43.sram_ctrl_bijection.2304587909 Jul 15 06:19:53 PM PDT 24 Jul 15 06:55:24 PM PDT 24 364537618959 ps
T671 /workspace/coverage/default/44.sram_ctrl_partial_access_b2b.2488847144 Jul 15 06:19:57 PM PDT 24 Jul 15 06:25:18 PM PDT 24 24898875677 ps
T672 /workspace/coverage/default/38.sram_ctrl_lc_escalation.2831732965 Jul 15 06:19:06 PM PDT 24 Jul 15 06:19:44 PM PDT 24 6232620333 ps
T673 /workspace/coverage/default/10.sram_ctrl_mem_partial_access.3776248629 Jul 15 06:15:54 PM PDT 24 Jul 15 06:18:26 PM PDT 24 7010487535 ps
T674 /workspace/coverage/default/3.sram_ctrl_partial_access_b2b.2784173232 Jul 15 06:15:29 PM PDT 24 Jul 15 06:20:54 PM PDT 24 51501749301 ps
T675 /workspace/coverage/default/9.sram_ctrl_access_during_key_req.2759617262 Jul 15 06:15:48 PM PDT 24 Jul 15 06:35:21 PM PDT 24 24529734903 ps
T676 /workspace/coverage/default/22.sram_ctrl_partial_access_b2b.366380326 Jul 15 06:16:50 PM PDT 24 Jul 15 06:21:44 PM PDT 24 49296295183 ps
T677 /workspace/coverage/default/27.sram_ctrl_stress_all.3713318642 Jul 15 06:17:35 PM PDT 24 Jul 15 07:52:41 PM PDT 24 68117700546 ps
T678 /workspace/coverage/default/16.sram_ctrl_mem_partial_access.274902697 Jul 15 06:16:18 PM PDT 24 Jul 15 06:17:22 PM PDT 24 1022529581 ps
T679 /workspace/coverage/default/1.sram_ctrl_max_throughput.3381686917 Jul 15 06:15:35 PM PDT 24 Jul 15 06:15:46 PM PDT 24 693461327 ps
T680 /workspace/coverage/default/33.sram_ctrl_stress_all_with_rand_reset.2714150387 Jul 15 06:18:09 PM PDT 24 Jul 15 06:19:10 PM PDT 24 1837568618 ps
T681 /workspace/coverage/default/37.sram_ctrl_stress_all.3045502732 Jul 15 06:19:03 PM PDT 24 Jul 15 07:12:26 PM PDT 24 66759011102 ps
T682 /workspace/coverage/default/12.sram_ctrl_mem_walk.3849001448 Jul 15 06:16:03 PM PDT 24 Jul 15 06:20:50 PM PDT 24 5257366718 ps
T683 /workspace/coverage/default/43.sram_ctrl_alert_test.116657102 Jul 15 06:19:51 PM PDT 24 Jul 15 06:19:52 PM PDT 24 30388921 ps
T684 /workspace/coverage/default/9.sram_ctrl_lc_escalation.230262283 Jul 15 06:15:48 PM PDT 24 Jul 15 06:17:07 PM PDT 24 12283860922 ps
T685 /workspace/coverage/default/2.sram_ctrl_bijection.869045402 Jul 15 06:15:36 PM PDT 24 Jul 15 06:56:08 PM PDT 24 127183065982 ps
T686 /workspace/coverage/default/14.sram_ctrl_multiple_keys.989083194 Jul 15 06:16:05 PM PDT 24 Jul 15 06:39:44 PM PDT 24 20301236829 ps
T687 /workspace/coverage/default/38.sram_ctrl_partial_access_b2b.1300271152 Jul 15 06:19:07 PM PDT 24 Jul 15 06:23:51 PM PDT 24 22843882723 ps
T688 /workspace/coverage/default/43.sram_ctrl_throughput_w_partial_write.1212976170 Jul 15 06:19:53 PM PDT 24 Jul 15 06:20:46 PM PDT 24 12559425455 ps
T689 /workspace/coverage/default/12.sram_ctrl_multiple_keys.30079507 Jul 15 06:15:58 PM PDT 24 Jul 15 06:38:16 PM PDT 24 25295762005 ps
T690 /workspace/coverage/default/2.sram_ctrl_throughput_w_partial_write.3703878657 Jul 15 06:15:35 PM PDT 24 Jul 15 06:15:43 PM PDT 24 704465798 ps
T125 /workspace/coverage/default/4.sram_ctrl_stress_all_with_rand_reset.3857851997 Jul 15 06:15:36 PM PDT 24 Jul 15 06:15:50 PM PDT 24 434785907 ps
T691 /workspace/coverage/default/25.sram_ctrl_access_during_key_req.1058699875 Jul 15 06:17:10 PM PDT 24 Jul 15 06:43:49 PM PDT 24 36356476743 ps
T692 /workspace/coverage/default/33.sram_ctrl_stress_all.1447264697 Jul 15 06:18:09 PM PDT 24 Jul 15 06:45:44 PM PDT 24 144912266476 ps
T693 /workspace/coverage/default/45.sram_ctrl_mem_partial_access.2768694780 Jul 15 06:20:05 PM PDT 24 Jul 15 06:21:31 PM PDT 24 2711159795 ps
T694 /workspace/coverage/default/18.sram_ctrl_mem_walk.1716031183 Jul 15 06:16:30 PM PDT 24 Jul 15 06:22:03 PM PDT 24 18712953362 ps
T695 /workspace/coverage/default/11.sram_ctrl_stress_pipeline.2998659559 Jul 15 06:15:56 PM PDT 24 Jul 15 06:19:25 PM PDT 24 3212786751 ps
T696 /workspace/coverage/default/17.sram_ctrl_bijection.3100721438 Jul 15 06:16:17 PM PDT 24 Jul 15 06:56:54 PM PDT 24 194747323116 ps
T697 /workspace/coverage/default/39.sram_ctrl_executable.3616773685 Jul 15 06:19:22 PM PDT 24 Jul 15 06:22:25 PM PDT 24 5272202392 ps
T698 /workspace/coverage/default/5.sram_ctrl_bijection.1833328484 Jul 15 06:15:38 PM PDT 24 Jul 15 06:47:29 PM PDT 24 27147089743 ps
T699 /workspace/coverage/default/14.sram_ctrl_access_during_key_req.424802670 Jul 15 06:16:04 PM PDT 24 Jul 15 06:48:45 PM PDT 24 378798270330 ps
T700 /workspace/coverage/default/19.sram_ctrl_mem_walk.2875399016 Jul 15 06:16:36 PM PDT 24 Jul 15 06:22:05 PM PDT 24 39039464671 ps
T701 /workspace/coverage/default/42.sram_ctrl_partial_access.4289607517 Jul 15 06:19:44 PM PDT 24 Jul 15 06:20:56 PM PDT 24 10124827812 ps
T702 /workspace/coverage/default/35.sram_ctrl_stress_all_with_rand_reset.153558351 Jul 15 06:18:30 PM PDT 24 Jul 15 06:20:15 PM PDT 24 10369198266 ps
T703 /workspace/coverage/default/11.sram_ctrl_multiple_keys.1100476675 Jul 15 06:16:00 PM PDT 24 Jul 15 06:19:06 PM PDT 24 7526349445 ps
T704 /workspace/coverage/default/8.sram_ctrl_partial_access_b2b.2116617002 Jul 15 06:15:46 PM PDT 24 Jul 15 06:24:16 PM PDT 24 21240854646 ps
T705 /workspace/coverage/default/9.sram_ctrl_stress_pipeline.673622824 Jul 15 06:15:51 PM PDT 24 Jul 15 06:19:36 PM PDT 24 14348859144 ps
T706 /workspace/coverage/default/28.sram_ctrl_throughput_w_partial_write.3527144789 Jul 15 06:17:34 PM PDT 24 Jul 15 06:17:52 PM PDT 24 746037741 ps
T707 /workspace/coverage/default/42.sram_ctrl_lc_escalation.1393809743 Jul 15 06:19:44 PM PDT 24 Jul 15 06:21:02 PM PDT 24 56282134080 ps
T708 /workspace/coverage/default/31.sram_ctrl_stress_all.3391513509 Jul 15 06:17:58 PM PDT 24 Jul 15 06:47:53 PM PDT 24 94922516685 ps
T709 /workspace/coverage/default/18.sram_ctrl_throughput_w_partial_write.3083291597 Jul 15 06:16:23 PM PDT 24 Jul 15 06:18:28 PM PDT 24 926493833 ps
T710 /workspace/coverage/default/10.sram_ctrl_stress_all_with_rand_reset.984932013 Jul 15 06:15:58 PM PDT 24 Jul 15 06:16:13 PM PDT 24 1591801435 ps
T711 /workspace/coverage/default/18.sram_ctrl_smoke.2491734778 Jul 15 06:16:23 PM PDT 24 Jul 15 06:16:31 PM PDT 24 477312020 ps
T712 /workspace/coverage/default/37.sram_ctrl_lc_escalation.1309273103 Jul 15 06:18:44 PM PDT 24 Jul 15 06:18:54 PM PDT 24 6658305147 ps
T713 /workspace/coverage/default/15.sram_ctrl_max_throughput.4021501602 Jul 15 06:16:10 PM PDT 24 Jul 15 06:16:17 PM PDT 24 2770879176 ps
T714 /workspace/coverage/default/3.sram_ctrl_stress_all.3810141761 Jul 15 06:15:34 PM PDT 24 Jul 15 07:24:28 PM PDT 24 189029241514 ps
T715 /workspace/coverage/default/29.sram_ctrl_mem_partial_access.1571237486 Jul 15 06:17:47 PM PDT 24 Jul 15 06:18:51 PM PDT 24 1061492053 ps
T716 /workspace/coverage/default/26.sram_ctrl_access_during_key_req.3636341297 Jul 15 06:17:21 PM PDT 24 Jul 15 06:36:20 PM PDT 24 13931240538 ps
T717 /workspace/coverage/default/22.sram_ctrl_regwen.711767537 Jul 15 06:16:50 PM PDT 24 Jul 15 06:25:02 PM PDT 24 19323963432 ps
T718 /workspace/coverage/default/39.sram_ctrl_stress_all_with_rand_reset.3806545310 Jul 15 06:19:25 PM PDT 24 Jul 15 06:20:51 PM PDT 24 9641963069 ps
T719 /workspace/coverage/default/15.sram_ctrl_stress_all.2840584349 Jul 15 06:16:08 PM PDT 24 Jul 15 07:09:00 PM PDT 24 160199052382 ps
T720 /workspace/coverage/default/0.sram_ctrl_mem_walk.2015424720 Jul 15 06:15:21 PM PDT 24 Jul 15 06:21:17 PM PDT 24 55384749703 ps
T721 /workspace/coverage/default/36.sram_ctrl_ram_cfg.2804748155 Jul 15 06:18:37 PM PDT 24 Jul 15 06:18:42 PM PDT 24 681001074 ps
T722 /workspace/coverage/default/41.sram_ctrl_alert_test.3225459764 Jul 15 06:19:43 PM PDT 24 Jul 15 06:19:44 PM PDT 24 40714768 ps
T723 /workspace/coverage/default/36.sram_ctrl_mem_partial_access.2048615441 Jul 15 06:18:38 PM PDT 24 Jul 15 06:21:29 PM PDT 24 23160370250 ps
T724 /workspace/coverage/default/16.sram_ctrl_regwen.1530985692 Jul 15 06:16:15 PM PDT 24 Jul 15 06:29:53 PM PDT 24 14474160436 ps
T725 /workspace/coverage/default/25.sram_ctrl_partial_access.3412643079 Jul 15 06:17:13 PM PDT 24 Jul 15 06:17:28 PM PDT 24 2883710235 ps
T726 /workspace/coverage/default/3.sram_ctrl_smoke.2634271907 Jul 15 06:15:27 PM PDT 24 Jul 15 06:15:46 PM PDT 24 13696988754 ps
T727 /workspace/coverage/default/36.sram_ctrl_alert_test.725176024 Jul 15 06:18:38 PM PDT 24 Jul 15 06:18:39 PM PDT 24 43755438 ps
T728 /workspace/coverage/default/44.sram_ctrl_max_throughput.4055536843 Jul 15 06:19:57 PM PDT 24 Jul 15 06:20:42 PM PDT 24 757249135 ps
T729 /workspace/coverage/default/42.sram_ctrl_executable.3122993316 Jul 15 06:19:52 PM PDT 24 Jul 15 06:33:51 PM PDT 24 28890605278 ps
T730 /workspace/coverage/default/22.sram_ctrl_lc_escalation.2719789406 Jul 15 06:16:52 PM PDT 24 Jul 15 06:18:22 PM PDT 24 16182291131 ps
T731 /workspace/coverage/default/4.sram_ctrl_mem_walk.1759685639 Jul 15 06:15:32 PM PDT 24 Jul 15 06:19:58 PM PDT 24 15762641896 ps
T732 /workspace/coverage/default/8.sram_ctrl_access_during_key_req.265544137 Jul 15 06:15:52 PM PDT 24 Jul 15 06:17:35 PM PDT 24 12498464913 ps
T733 /workspace/coverage/default/30.sram_ctrl_mem_partial_access.4072833603 Jul 15 06:17:54 PM PDT 24 Jul 15 06:19:10 PM PDT 24 2913134582 ps
T734 /workspace/coverage/default/29.sram_ctrl_stress_all_with_rand_reset.3628504259 Jul 15 06:17:47 PM PDT 24 Jul 15 06:18:05 PM PDT 24 1086878107 ps
T735 /workspace/coverage/default/25.sram_ctrl_lc_escalation.2944170684 Jul 15 06:17:10 PM PDT 24 Jul 15 06:18:18 PM PDT 24 43293495986 ps
T736 /workspace/coverage/default/27.sram_ctrl_multiple_keys.933675946 Jul 15 06:17:27 PM PDT 24 Jul 15 06:24:52 PM PDT 24 22760798281 ps
T737 /workspace/coverage/default/36.sram_ctrl_access_during_key_req.3372231121 Jul 15 06:18:39 PM PDT 24 Jul 15 06:34:11 PM PDT 24 10538984829 ps
T738 /workspace/coverage/default/29.sram_ctrl_ram_cfg.3434662805 Jul 15 06:17:45 PM PDT 24 Jul 15 06:17:49 PM PDT 24 685573283 ps
T739 /workspace/coverage/default/13.sram_ctrl_multiple_keys.569176082 Jul 15 06:16:01 PM PDT 24 Jul 15 06:20:34 PM PDT 24 4482707655 ps
T740 /workspace/coverage/default/29.sram_ctrl_mem_walk.3740071036 Jul 15 06:17:49 PM PDT 24 Jul 15 06:20:37 PM PDT 24 17923046691 ps
T741 /workspace/coverage/default/19.sram_ctrl_stress_pipeline.3611906780 Jul 15 06:16:29 PM PDT 24 Jul 15 06:23:26 PM PDT 24 14564721935 ps
T742 /workspace/coverage/default/30.sram_ctrl_smoke.1035833238 Jul 15 06:17:49 PM PDT 24 Jul 15 06:17:53 PM PDT 24 1627120064 ps
T743 /workspace/coverage/default/41.sram_ctrl_mem_partial_access.1618128238 Jul 15 06:19:44 PM PDT 24 Jul 15 06:22:50 PM PDT 24 64467849418 ps
T744 /workspace/coverage/default/32.sram_ctrl_max_throughput.2798908162 Jul 15 06:18:01 PM PDT 24 Jul 15 06:18:10 PM PDT 24 5581955088 ps
T745 /workspace/coverage/default/16.sram_ctrl_stress_pipeline.3406417169 Jul 15 06:16:10 PM PDT 24 Jul 15 06:21:24 PM PDT 24 18857061946 ps
T746 /workspace/coverage/default/34.sram_ctrl_throughput_w_partial_write.1225690904 Jul 15 06:18:16 PM PDT 24 Jul 15 06:19:19 PM PDT 24 2220293968 ps
T747 /workspace/coverage/default/17.sram_ctrl_max_throughput.617147259 Jul 15 06:16:25 PM PDT 24 Jul 15 06:16:43 PM PDT 24 746328419 ps
T748 /workspace/coverage/default/22.sram_ctrl_multiple_keys.1055963499 Jul 15 06:16:52 PM PDT 24 Jul 15 06:31:19 PM PDT 24 59715273736 ps
T749 /workspace/coverage/default/34.sram_ctrl_partial_access.3425255891 Jul 15 06:18:18 PM PDT 24 Jul 15 06:20:32 PM PDT 24 543626883 ps
T750 /workspace/coverage/default/6.sram_ctrl_multiple_keys.2950653380 Jul 15 06:15:42 PM PDT 24 Jul 15 06:32:24 PM PDT 24 32659264630 ps
T751 /workspace/coverage/default/17.sram_ctrl_throughput_w_partial_write.2280052934 Jul 15 06:16:25 PM PDT 24 Jul 15 06:17:19 PM PDT 24 1529063010 ps
T752 /workspace/coverage/default/7.sram_ctrl_mem_partial_access.900669524 Jul 15 06:15:39 PM PDT 24 Jul 15 06:16:53 PM PDT 24 1446806014 ps
T753 /workspace/coverage/default/27.sram_ctrl_bijection.3155316374 Jul 15 06:17:29 PM PDT 24 Jul 15 06:38:55 PM PDT 24 131965422215 ps
T754 /workspace/coverage/default/3.sram_ctrl_bijection.945816685 Jul 15 06:15:37 PM PDT 24 Jul 15 06:37:50 PM PDT 24 233586967485 ps
T755 /workspace/coverage/default/23.sram_ctrl_mem_partial_access.3601560593 Jul 15 06:17:02 PM PDT 24 Jul 15 06:18:18 PM PDT 24 1455225742 ps
T756 /workspace/coverage/default/19.sram_ctrl_partial_access.447189350 Jul 15 06:16:29 PM PDT 24 Jul 15 06:18:32 PM PDT 24 893013671 ps
T757 /workspace/coverage/default/14.sram_ctrl_partial_access_b2b.1904232120 Jul 15 06:16:09 PM PDT 24 Jul 15 06:24:09 PM PDT 24 73839756811 ps
T758 /workspace/coverage/default/8.sram_ctrl_stress_pipeline.4292892657 Jul 15 06:15:49 PM PDT 24 Jul 15 06:20:04 PM PDT 24 4063240997 ps
T759 /workspace/coverage/default/2.sram_ctrl_stress_all.709395487 Jul 15 06:15:31 PM PDT 24 Jul 15 07:33:50 PM PDT 24 397911871305 ps
T760 /workspace/coverage/default/3.sram_ctrl_mem_partial_access.3951616716 Jul 15 06:15:34 PM PDT 24 Jul 15 06:16:37 PM PDT 24 1007957555 ps
T761 /workspace/coverage/default/10.sram_ctrl_partial_access_b2b.2811805790 Jul 15 06:16:00 PM PDT 24 Jul 15 06:21:31 PM PDT 24 13079036091 ps
T762 /workspace/coverage/default/5.sram_ctrl_smoke.2796904811 Jul 15 06:15:34 PM PDT 24 Jul 15 06:15:49 PM PDT 24 3949989167 ps
T763 /workspace/coverage/default/33.sram_ctrl_ram_cfg.763769494 Jul 15 06:18:09 PM PDT 24 Jul 15 06:18:13 PM PDT 24 1055492924 ps
T764 /workspace/coverage/default/37.sram_ctrl_throughput_w_partial_write.3344407373 Jul 15 06:18:45 PM PDT 24 Jul 15 06:18:53 PM PDT 24 1381011628 ps
T765 /workspace/coverage/default/14.sram_ctrl_throughput_w_partial_write.3574491616 Jul 15 06:16:02 PM PDT 24 Jul 15 06:17:46 PM PDT 24 3503849276 ps
T766 /workspace/coverage/default/44.sram_ctrl_alert_test.3557867901 Jul 15 06:19:58 PM PDT 24 Jul 15 06:20:00 PM PDT 24 50271226 ps
T767 /workspace/coverage/default/8.sram_ctrl_regwen.2666599297 Jul 15 06:15:47 PM PDT 24 Jul 15 06:37:33 PM PDT 24 18445929616 ps
T768 /workspace/coverage/default/30.sram_ctrl_regwen.3394578450 Jul 15 06:17:48 PM PDT 24 Jul 15 06:35:38 PM PDT 24 13766273851 ps
T769 /workspace/coverage/default/5.sram_ctrl_alert_test.3871395369 Jul 15 06:15:41 PM PDT 24 Jul 15 06:15:43 PM PDT 24 12754783 ps
T770 /workspace/coverage/default/28.sram_ctrl_partial_access_b2b.1873110182 Jul 15 06:17:35 PM PDT 24 Jul 15 06:26:22 PM PDT 24 87176862428 ps
T771 /workspace/coverage/default/16.sram_ctrl_multiple_keys.3413830206 Jul 15 06:16:07 PM PDT 24 Jul 15 06:28:21 PM PDT 24 51167917903 ps
T772 /workspace/coverage/default/38.sram_ctrl_mem_partial_access.3029054797 Jul 15 06:19:15 PM PDT 24 Jul 15 06:20:33 PM PDT 24 2547163996 ps
T773 /workspace/coverage/default/44.sram_ctrl_stress_pipeline.2675932374 Jul 15 06:19:58 PM PDT 24 Jul 15 06:26:13 PM PDT 24 83226753431 ps
T774 /workspace/coverage/default/37.sram_ctrl_smoke.1046966436 Jul 15 06:18:39 PM PDT 24 Jul 15 06:18:52 PM PDT 24 1427882805 ps
T775 /workspace/coverage/default/7.sram_ctrl_access_during_key_req.4100006827 Jul 15 06:15:45 PM PDT 24 Jul 15 06:22:37 PM PDT 24 6722164689 ps
T776 /workspace/coverage/default/20.sram_ctrl_stress_pipeline.1217502950 Jul 15 06:16:38 PM PDT 24 Jul 15 06:20:56 PM PDT 24 14495103892 ps
T777 /workspace/coverage/default/4.sram_ctrl_lc_escalation.955207057 Jul 15 06:15:38 PM PDT 24 Jul 15 06:16:52 PM PDT 24 22963559152 ps
T778 /workspace/coverage/default/38.sram_ctrl_bijection.2110027892 Jul 15 06:18:57 PM PDT 24 Jul 15 06:57:45 PM PDT 24 127226474617 ps
T779 /workspace/coverage/default/12.sram_ctrl_bijection.1505855952 Jul 15 06:16:02 PM PDT 24 Jul 15 06:35:16 PM PDT 24 141211282862 ps
T780 /workspace/coverage/default/22.sram_ctrl_mem_partial_access.1712854262 Jul 15 06:16:56 PM PDT 24 Jul 15 06:18:12 PM PDT 24 2791016795 ps
T781 /workspace/coverage/default/24.sram_ctrl_smoke.972978820 Jul 15 06:17:03 PM PDT 24 Jul 15 06:17:22 PM PDT 24 6719980114 ps
T782 /workspace/coverage/default/40.sram_ctrl_max_throughput.2916413786 Jul 15 06:19:30 PM PDT 24 Jul 15 06:19:38 PM PDT 24 710184112 ps
T783 /workspace/coverage/default/18.sram_ctrl_max_throughput.1142806392 Jul 15 06:16:23 PM PDT 24 Jul 15 06:18:27 PM PDT 24 3154403896 ps
T784 /workspace/coverage/default/25.sram_ctrl_stress_pipeline.568627236 Jul 15 06:17:13 PM PDT 24 Jul 15 06:21:01 PM PDT 24 13984668814 ps
T785 /workspace/coverage/default/38.sram_ctrl_throughput_w_partial_write.1841962788 Jul 15 06:19:06 PM PDT 24 Jul 15 06:21:39 PM PDT 24 1704809643 ps
T786 /workspace/coverage/default/37.sram_ctrl_partial_access_b2b.2013931101 Jul 15 06:18:50 PM PDT 24 Jul 15 06:29:01 PM PDT 24 19229839307 ps
T787 /workspace/coverage/default/36.sram_ctrl_regwen.3108012467 Jul 15 06:18:38 PM PDT 24 Jul 15 06:33:23 PM PDT 24 10765120895 ps
T788 /workspace/coverage/default/37.sram_ctrl_regwen.3186092115 Jul 15 06:18:51 PM PDT 24 Jul 15 06:38:34 PM PDT 24 8218117006 ps
T789 /workspace/coverage/default/39.sram_ctrl_stress_pipeline.1843998449 Jul 15 06:19:22 PM PDT 24 Jul 15 06:25:08 PM PDT 24 6135156419 ps
T790 /workspace/coverage/default/46.sram_ctrl_multiple_keys.1012609074 Jul 15 06:20:12 PM PDT 24 Jul 15 06:35:15 PM PDT 24 61650525341 ps
T791 /workspace/coverage/default/34.sram_ctrl_executable.4088990813 Jul 15 06:18:16 PM PDT 24 Jul 15 06:31:50 PM PDT 24 24526247464 ps
T792 /workspace/coverage/default/42.sram_ctrl_alert_test.2827485551 Jul 15 06:20:00 PM PDT 24 Jul 15 06:20:01 PM PDT 24 32763254 ps
0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%