Tests
dashboard | hierarchy | modlist | groups | tests | asserts
Total Coverage Summary 
SCORELINECONDTOGGLEFSMBRANCHASSERTGROUP
97.99 99.19 94.27 99.72 100.00 96.03 99.12 97.62


Total test records in report: 1035
tests.html | tests1.html | tests2.html | tests3.html | tests4.html | tests5.html | tests6.html | tests7.html | tests8.html | tests9.html | tests10.html | tests11.html | tests12.html | tests13.html | tests14.html | tests15.html | tests16.html | tests17.html | tests18.html | tests19.html | tests20.html | tests21.html

T304 /workspace/coverage/default/30.sram_ctrl_stress_all_with_rand_reset.2159151249 Jul 25 06:50:27 PM PDT 24 Jul 25 06:50:44 PM PDT 24 572365589 ps
T305 /workspace/coverage/default/43.sram_ctrl_stress_all.357648499 Jul 25 06:52:37 PM PDT 24 Jul 25 08:03:38 PM PDT 24 95018219299 ps
T306 /workspace/coverage/default/25.sram_ctrl_stress_all_with_rand_reset.1676379371 Jul 25 06:49:32 PM PDT 24 Jul 25 06:50:17 PM PDT 24 753366167 ps
T307 /workspace/coverage/default/23.sram_ctrl_mem_walk.2576792947 Jul 25 06:49:16 PM PDT 24 Jul 25 06:55:12 PM PDT 24 82867415872 ps
T308 /workspace/coverage/default/45.sram_ctrl_stress_pipeline.4166669636 Jul 25 06:52:46 PM PDT 24 Jul 25 06:57:29 PM PDT 24 4461682138 ps
T309 /workspace/coverage/default/21.sram_ctrl_access_during_key_req.3123899408 Jul 25 06:48:53 PM PDT 24 Jul 25 07:02:42 PM PDT 24 13234567170 ps
T310 /workspace/coverage/default/5.sram_ctrl_partial_access_b2b.2304071607 Jul 25 06:46:19 PM PDT 24 Jul 25 06:49:32 PM PDT 24 31197753062 ps
T311 /workspace/coverage/default/4.sram_ctrl_regwen.288246441 Jul 25 06:46:10 PM PDT 24 Jul 25 06:54:51 PM PDT 24 167250778367 ps
T312 /workspace/coverage/default/26.sram_ctrl_ram_cfg.3313585143 Jul 25 06:49:40 PM PDT 24 Jul 25 06:49:43 PM PDT 24 1213003880 ps
T313 /workspace/coverage/default/29.sram_ctrl_regwen.4137960650 Jul 25 06:50:11 PM PDT 24 Jul 25 07:07:14 PM PDT 24 30443203857 ps
T314 /workspace/coverage/default/45.sram_ctrl_mem_walk.3632996715 Jul 25 06:52:52 PM PDT 24 Jul 25 06:55:27 PM PDT 24 5371539338 ps
T315 /workspace/coverage/default/10.sram_ctrl_partial_access.3814484741 Jul 25 06:47:04 PM PDT 24 Jul 25 06:47:11 PM PDT 24 537474491 ps
T316 /workspace/coverage/default/9.sram_ctrl_multiple_keys.4108701487 Jul 25 06:46:55 PM PDT 24 Jul 25 07:08:52 PM PDT 24 30157639949 ps
T317 /workspace/coverage/default/13.sram_ctrl_regwen.2222472165 Jul 25 06:47:37 PM PDT 24 Jul 25 07:03:47 PM PDT 24 72595398978 ps
T318 /workspace/coverage/default/6.sram_ctrl_mem_partial_access.3363403424 Jul 25 06:46:35 PM PDT 24 Jul 25 06:47:59 PM PDT 24 2672598623 ps
T319 /workspace/coverage/default/4.sram_ctrl_mem_walk.2164076073 Jul 25 06:46:10 PM PDT 24 Jul 25 06:51:56 PM PDT 24 21541454465 ps
T320 /workspace/coverage/default/42.sram_ctrl_bijection.1469718481 Jul 25 06:52:06 PM PDT 24 Jul 25 07:10:01 PM PDT 24 34321431440 ps
T321 /workspace/coverage/default/23.sram_ctrl_bijection.3683772726 Jul 25 06:49:13 PM PDT 24 Jul 25 07:02:04 PM PDT 24 21658058804 ps
T322 /workspace/coverage/default/2.sram_ctrl_stress_pipeline.2412075837 Jul 25 06:45:42 PM PDT 24 Jul 25 06:47:51 PM PDT 24 20970492509 ps
T323 /workspace/coverage/default/47.sram_ctrl_partial_access.2040758369 Jul 25 06:53:14 PM PDT 24 Jul 25 06:54:40 PM PDT 24 3361206084 ps
T324 /workspace/coverage/default/1.sram_ctrl_stress_all_with_rand_reset.887146230 Jul 25 06:45:41 PM PDT 24 Jul 25 06:45:58 PM PDT 24 503316538 ps
T325 /workspace/coverage/default/23.sram_ctrl_throughput_w_partial_write.3031355882 Jul 25 06:49:13 PM PDT 24 Jul 25 06:51:22 PM PDT 24 803013437 ps
T326 /workspace/coverage/default/14.sram_ctrl_alert_test.753722976 Jul 25 06:47:53 PM PDT 24 Jul 25 06:47:54 PM PDT 24 14760158 ps
T327 /workspace/coverage/default/17.sram_ctrl_stress_all_with_rand_reset.3777500112 Jul 25 06:48:25 PM PDT 24 Jul 25 06:50:43 PM PDT 24 1640585621 ps
T328 /workspace/coverage/default/39.sram_ctrl_mem_partial_access.2965635898 Jul 25 06:51:46 PM PDT 24 Jul 25 06:52:58 PM PDT 24 1392483522 ps
T329 /workspace/coverage/default/8.sram_ctrl_mem_walk.3124681836 Jul 25 06:47:05 PM PDT 24 Jul 25 06:52:26 PM PDT 24 40687669163 ps
T330 /workspace/coverage/default/13.sram_ctrl_stress_pipeline.1562668489 Jul 25 06:47:36 PM PDT 24 Jul 25 06:53:03 PM PDT 24 10312516286 ps
T331 /workspace/coverage/default/24.sram_ctrl_access_during_key_req.2278803066 Jul 25 06:49:22 PM PDT 24 Jul 25 07:05:13 PM PDT 24 58400868367 ps
T332 /workspace/coverage/default/49.sram_ctrl_mem_partial_access.3523497412 Jul 25 06:53:45 PM PDT 24 Jul 25 06:55:46 PM PDT 24 1810300317 ps
T333 /workspace/coverage/default/0.sram_ctrl_max_throughput.3426576000 Jul 25 06:45:22 PM PDT 24 Jul 25 06:46:02 PM PDT 24 768268937 ps
T334 /workspace/coverage/default/0.sram_ctrl_lc_escalation.3515388476 Jul 25 06:45:20 PM PDT 24 Jul 25 06:45:40 PM PDT 24 10986230952 ps
T335 /workspace/coverage/default/19.sram_ctrl_multiple_keys.2446145458 Jul 25 06:48:25 PM PDT 24 Jul 25 06:54:29 PM PDT 24 18352197244 ps
T336 /workspace/coverage/default/41.sram_ctrl_stress_all.1941760349 Jul 25 06:52:00 PM PDT 24 Jul 25 07:30:42 PM PDT 24 23337710166 ps
T337 /workspace/coverage/default/18.sram_ctrl_executable.1846464986 Jul 25 06:48:33 PM PDT 24 Jul 25 06:59:33 PM PDT 24 12942936939 ps
T338 /workspace/coverage/default/35.sram_ctrl_max_throughput.1716344506 Jul 25 06:51:09 PM PDT 24 Jul 25 06:51:15 PM PDT 24 674932251 ps
T339 /workspace/coverage/default/42.sram_ctrl_partial_access_b2b.3690039951 Jul 25 06:52:07 PM PDT 24 Jul 25 06:57:45 PM PDT 24 23330227023 ps
T340 /workspace/coverage/default/16.sram_ctrl_smoke.2784275974 Jul 25 06:48:03 PM PDT 24 Jul 25 06:48:10 PM PDT 24 1164121039 ps
T341 /workspace/coverage/default/27.sram_ctrl_mem_walk.3095968206 Jul 25 06:49:45 PM PDT 24 Jul 25 06:54:02 PM PDT 24 16415668199 ps
T342 /workspace/coverage/default/4.sram_ctrl_smoke.2223711211 Jul 25 06:46:11 PM PDT 24 Jul 25 06:46:33 PM PDT 24 8159053562 ps
T343 /workspace/coverage/default/7.sram_ctrl_multiple_keys.2110985548 Jul 25 06:46:35 PM PDT 24 Jul 25 07:10:08 PM PDT 24 82879388887 ps
T344 /workspace/coverage/default/1.sram_ctrl_access_during_key_req.2584196552 Jul 25 06:45:33 PM PDT 24 Jul 25 07:13:13 PM PDT 24 16999102885 ps
T345 /workspace/coverage/default/25.sram_ctrl_bijection.1540673175 Jul 25 06:49:30 PM PDT 24 Jul 25 07:12:14 PM PDT 24 307789251402 ps
T346 /workspace/coverage/default/33.sram_ctrl_throughput_w_partial_write.2446770932 Jul 25 06:50:50 PM PDT 24 Jul 25 06:52:22 PM PDT 24 3493764226 ps
T347 /workspace/coverage/default/15.sram_ctrl_multiple_keys.344404032 Jul 25 06:47:54 PM PDT 24 Jul 25 06:58:26 PM PDT 24 54569854359 ps
T348 /workspace/coverage/default/46.sram_ctrl_alert_test.2818142816 Jul 25 06:53:13 PM PDT 24 Jul 25 06:53:13 PM PDT 24 42959275 ps
T349 /workspace/coverage/default/44.sram_ctrl_multiple_keys.2952457195 Jul 25 06:52:36 PM PDT 24 Jul 25 07:06:19 PM PDT 24 12464336023 ps
T350 /workspace/coverage/default/15.sram_ctrl_stress_all_with_rand_reset.2839432687 Jul 25 06:48:01 PM PDT 24 Jul 25 06:48:23 PM PDT 24 1062259915 ps
T351 /workspace/coverage/default/26.sram_ctrl_executable.20494060 Jul 25 06:49:37 PM PDT 24 Jul 25 07:01:35 PM PDT 24 34835127573 ps
T352 /workspace/coverage/default/3.sram_ctrl_stress_all.3558522364 Jul 25 06:46:10 PM PDT 24 Jul 25 08:41:18 PM PDT 24 50945412613 ps
T353 /workspace/coverage/default/11.sram_ctrl_smoke.866023637 Jul 25 06:47:14 PM PDT 24 Jul 25 06:47:26 PM PDT 24 1967192677 ps
T354 /workspace/coverage/default/10.sram_ctrl_partial_access_b2b.3947406941 Jul 25 06:47:04 PM PDT 24 Jul 25 06:51:20 PM PDT 24 4671824100 ps
T355 /workspace/coverage/default/9.sram_ctrl_throughput_w_partial_write.2001743014 Jul 25 06:47:04 PM PDT 24 Jul 25 06:49:03 PM PDT 24 789596293 ps
T356 /workspace/coverage/default/24.sram_ctrl_multiple_keys.3331834346 Jul 25 06:49:12 PM PDT 24 Jul 25 07:08:45 PM PDT 24 43827851796 ps
T357 /workspace/coverage/default/46.sram_ctrl_regwen.1680158008 Jul 25 06:53:03 PM PDT 24 Jul 25 07:08:47 PM PDT 24 102386845060 ps
T358 /workspace/coverage/default/33.sram_ctrl_max_throughput.430686279 Jul 25 06:50:41 PM PDT 24 Jul 25 06:50:51 PM PDT 24 1452714878 ps
T359 /workspace/coverage/default/21.sram_ctrl_executable.3789125542 Jul 25 06:48:48 PM PDT 24 Jul 25 06:51:50 PM PDT 24 24485680280 ps
T360 /workspace/coverage/default/30.sram_ctrl_ram_cfg.1931782934 Jul 25 06:50:18 PM PDT 24 Jul 25 06:50:22 PM PDT 24 2791337467 ps
T361 /workspace/coverage/default/44.sram_ctrl_partial_access_b2b.1214269625 Jul 25 06:52:38 PM PDT 24 Jul 25 06:56:00 PM PDT 24 15164975536 ps
T362 /workspace/coverage/default/17.sram_ctrl_mem_walk.683461844 Jul 25 06:48:20 PM PDT 24 Jul 25 06:54:45 PM PDT 24 230647990900 ps
T363 /workspace/coverage/default/49.sram_ctrl_ram_cfg.785264483 Jul 25 06:53:43 PM PDT 24 Jul 25 06:53:47 PM PDT 24 1423307089 ps
T364 /workspace/coverage/default/4.sram_ctrl_partial_access_b2b.3983272994 Jul 25 06:46:11 PM PDT 24 Jul 25 06:54:44 PM PDT 24 43206518752 ps
T365 /workspace/coverage/default/41.sram_ctrl_mem_walk.3366044465 Jul 25 06:52:00 PM PDT 24 Jul 25 06:54:12 PM PDT 24 7903320509 ps
T366 /workspace/coverage/default/6.sram_ctrl_bijection.2815545984 Jul 25 06:46:28 PM PDT 24 Jul 25 06:57:46 PM PDT 24 397752066382 ps
T367 /workspace/coverage/default/27.sram_ctrl_executable.2373250714 Jul 25 06:49:45 PM PDT 24 Jul 25 06:58:51 PM PDT 24 13170654703 ps
T368 /workspace/coverage/default/29.sram_ctrl_smoke.2342389572 Jul 25 06:50:01 PM PDT 24 Jul 25 06:50:13 PM PDT 24 683703028 ps
T369 /workspace/coverage/default/1.sram_ctrl_mem_walk.1493012162 Jul 25 06:45:42 PM PDT 24 Jul 25 06:48:27 PM PDT 24 30027664616 ps
T370 /workspace/coverage/default/37.sram_ctrl_bijection.453510617 Jul 25 06:51:24 PM PDT 24 Jul 25 07:25:06 PM PDT 24 147519156184 ps
T371 /workspace/coverage/default/47.sram_ctrl_throughput_w_partial_write.667257570 Jul 25 06:53:11 PM PDT 24 Jul 25 06:53:43 PM PDT 24 2891446398 ps
T372 /workspace/coverage/default/15.sram_ctrl_smoke.620625823 Jul 25 06:47:56 PM PDT 24 Jul 25 06:50:10 PM PDT 24 452274450 ps
T373 /workspace/coverage/default/44.sram_ctrl_mem_walk.1372459080 Jul 25 06:52:36 PM PDT 24 Jul 25 06:57:46 PM PDT 24 14570496468 ps
T374 /workspace/coverage/default/19.sram_ctrl_lc_escalation.1094398155 Jul 25 06:48:34 PM PDT 24 Jul 25 06:50:32 PM PDT 24 37733262599 ps
T375 /workspace/coverage/default/45.sram_ctrl_stress_all.4090458849 Jul 25 06:52:52 PM PDT 24 Jul 25 08:37:25 PM PDT 24 551750957030 ps
T376 /workspace/coverage/default/9.sram_ctrl_regwen.2135389361 Jul 25 06:46:57 PM PDT 24 Jul 25 06:52:55 PM PDT 24 1891997296 ps
T377 /workspace/coverage/default/19.sram_ctrl_max_throughput.3765190797 Jul 25 06:48:26 PM PDT 24 Jul 25 06:49:57 PM PDT 24 784021958 ps
T378 /workspace/coverage/default/12.sram_ctrl_max_throughput.701107163 Jul 25 06:47:30 PM PDT 24 Jul 25 06:47:41 PM PDT 24 714141905 ps
T379 /workspace/coverage/default/37.sram_ctrl_mem_walk.128489878 Jul 25 06:51:33 PM PDT 24 Jul 25 06:56:47 PM PDT 24 14411604774 ps
T380 /workspace/coverage/default/38.sram_ctrl_partial_access_b2b.3866321892 Jul 25 06:51:41 PM PDT 24 Jul 25 06:58:32 PM PDT 24 37396746758 ps
T381 /workspace/coverage/default/20.sram_ctrl_stress_pipeline.4098271635 Jul 25 06:48:34 PM PDT 24 Jul 25 06:53:27 PM PDT 24 9216257671 ps
T382 /workspace/coverage/default/19.sram_ctrl_throughput_w_partial_write.3332761848 Jul 25 06:48:33 PM PDT 24 Jul 25 06:49:46 PM PDT 24 3073706673 ps
T383 /workspace/coverage/default/30.sram_ctrl_alert_test.848156680 Jul 25 06:50:26 PM PDT 24 Jul 25 06:50:27 PM PDT 24 13936145 ps
T384 /workspace/coverage/default/15.sram_ctrl_mem_walk.3948751902 Jul 25 06:47:52 PM PDT 24 Jul 25 06:52:45 PM PDT 24 23865189121 ps
T385 /workspace/coverage/default/10.sram_ctrl_mem_walk.3082215933 Jul 25 06:47:13 PM PDT 24 Jul 25 06:52:47 PM PDT 24 30728072276 ps
T386 /workspace/coverage/default/10.sram_ctrl_stress_all.3419537502 Jul 25 06:47:12 PM PDT 24 Jul 25 07:53:27 PM PDT 24 11335225430 ps
T387 /workspace/coverage/default/49.sram_ctrl_mem_walk.3984023051 Jul 25 06:53:45 PM PDT 24 Jul 25 06:58:33 PM PDT 24 5421579997 ps
T388 /workspace/coverage/default/10.sram_ctrl_multiple_keys.2903566938 Jul 25 06:47:03 PM PDT 24 Jul 25 07:16:18 PM PDT 24 28170216131 ps
T389 /workspace/coverage/default/2.sram_ctrl_multiple_keys.1865706835 Jul 25 06:45:41 PM PDT 24 Jul 25 07:10:23 PM PDT 24 38418068548 ps
T390 /workspace/coverage/default/40.sram_ctrl_stress_all.1715960902 Jul 25 06:51:56 PM PDT 24 Jul 25 07:18:25 PM PDT 24 123478931410 ps
T391 /workspace/coverage/default/14.sram_ctrl_access_during_key_req.639519524 Jul 25 06:47:45 PM PDT 24 Jul 25 07:04:13 PM PDT 24 13833983164 ps
T392 /workspace/coverage/default/45.sram_ctrl_smoke.817816085 Jul 25 06:52:47 PM PDT 24 Jul 25 06:53:07 PM PDT 24 1737397214 ps
T393 /workspace/coverage/default/30.sram_ctrl_throughput_w_partial_write.3879179183 Jul 25 06:50:17 PM PDT 24 Jul 25 06:50:54 PM PDT 24 2927264251 ps
T394 /workspace/coverage/default/41.sram_ctrl_max_throughput.3080554611 Jul 25 06:52:01 PM PDT 24 Jul 25 06:53:18 PM PDT 24 766032536 ps
T395 /workspace/coverage/default/9.sram_ctrl_mem_partial_access.2769831614 Jul 25 06:47:15 PM PDT 24 Jul 25 06:48:35 PM PDT 24 10644567725 ps
T396 /workspace/coverage/default/38.sram_ctrl_mem_partial_access.923180842 Jul 25 06:51:39 PM PDT 24 Jul 25 06:54:10 PM PDT 24 19682108254 ps
T397 /workspace/coverage/default/15.sram_ctrl_executable.3256317500 Jul 25 06:47:52 PM PDT 24 Jul 25 06:54:47 PM PDT 24 6059528970 ps
T398 /workspace/coverage/default/6.sram_ctrl_regwen.2895580807 Jul 25 06:46:29 PM PDT 24 Jul 25 06:47:09 PM PDT 24 1408899484 ps
T399 /workspace/coverage/default/0.sram_ctrl_access_during_key_req.1048353992 Jul 25 06:45:18 PM PDT 24 Jul 25 07:02:46 PM PDT 24 19050233581 ps
T400 /workspace/coverage/default/26.sram_ctrl_bijection.367676269 Jul 25 06:49:30 PM PDT 24 Jul 25 07:26:13 PM PDT 24 113001301467 ps
T401 /workspace/coverage/default/18.sram_ctrl_mem_walk.3817601116 Jul 25 06:48:24 PM PDT 24 Jul 25 06:50:56 PM PDT 24 5369851303 ps
T402 /workspace/coverage/default/4.sram_ctrl_max_throughput.320318019 Jul 25 06:46:11 PM PDT 24 Jul 25 06:46:26 PM PDT 24 731987112 ps
T403 /workspace/coverage/default/28.sram_ctrl_bijection.448816255 Jul 25 06:49:54 PM PDT 24 Jul 25 07:32:35 PM PDT 24 405041918828 ps
T404 /workspace/coverage/default/33.sram_ctrl_multiple_keys.2378692926 Jul 25 06:50:41 PM PDT 24 Jul 25 07:12:30 PM PDT 24 22199373035 ps
T121 /workspace/coverage/default/9.sram_ctrl_stress_all_with_rand_reset.614106669 Jul 25 06:47:05 PM PDT 24 Jul 25 06:49:03 PM PDT 24 5763736472 ps
T405 /workspace/coverage/default/6.sram_ctrl_max_throughput.812980770 Jul 25 06:46:28 PM PDT 24 Jul 25 06:47:41 PM PDT 24 3268179910 ps
T406 /workspace/coverage/default/39.sram_ctrl_alert_test.1518079618 Jul 25 06:51:47 PM PDT 24 Jul 25 06:51:48 PM PDT 24 42607676 ps
T407 /workspace/coverage/default/3.sram_ctrl_ram_cfg.3901889734 Jul 25 06:46:12 PM PDT 24 Jul 25 06:46:15 PM PDT 24 1411409124 ps
T408 /workspace/coverage/default/41.sram_ctrl_smoke.1873384496 Jul 25 06:52:03 PM PDT 24 Jul 25 06:52:31 PM PDT 24 587428189 ps
T409 /workspace/coverage/default/18.sram_ctrl_ram_cfg.2087321122 Jul 25 06:48:26 PM PDT 24 Jul 25 06:48:29 PM PDT 24 2246384059 ps
T410 /workspace/coverage/default/12.sram_ctrl_mem_walk.1519634459 Jul 25 06:47:27 PM PDT 24 Jul 25 06:52:25 PM PDT 24 5307983152 ps
T47 /workspace/coverage/default/18.sram_ctrl_stress_all_with_rand_reset.1199297840 Jul 25 06:48:27 PM PDT 24 Jul 25 06:49:17 PM PDT 24 5802729605 ps
T411 /workspace/coverage/default/41.sram_ctrl_mem_partial_access.3392375235 Jul 25 06:52:03 PM PDT 24 Jul 25 06:53:27 PM PDT 24 11808814128 ps
T412 /workspace/coverage/default/24.sram_ctrl_ram_cfg.3711861569 Jul 25 06:49:20 PM PDT 24 Jul 25 06:49:24 PM PDT 24 356797211 ps
T413 /workspace/coverage/default/33.sram_ctrl_stress_all.2408764572 Jul 25 06:50:50 PM PDT 24 Jul 25 08:36:23 PM PDT 24 958322199824 ps
T414 /workspace/coverage/default/14.sram_ctrl_lc_escalation.172265248 Jul 25 06:47:47 PM PDT 24 Jul 25 06:48:08 PM PDT 24 12270718599 ps
T415 /workspace/coverage/default/21.sram_ctrl_max_throughput.2635146755 Jul 25 06:48:53 PM PDT 24 Jul 25 06:49:03 PM PDT 24 688661730 ps
T416 /workspace/coverage/default/0.sram_ctrl_alert_test.3207597280 Jul 25 06:45:27 PM PDT 24 Jul 25 06:45:28 PM PDT 24 46873054 ps
T417 /workspace/coverage/default/40.sram_ctrl_stress_pipeline.2947650722 Jul 25 06:51:56 PM PDT 24 Jul 25 06:57:14 PM PDT 24 57047877661 ps
T418 /workspace/coverage/default/39.sram_ctrl_bijection.2828613914 Jul 25 06:51:42 PM PDT 24 Jul 25 07:06:00 PM PDT 24 37031909914 ps
T419 /workspace/coverage/default/34.sram_ctrl_smoke.1403760808 Jul 25 06:50:52 PM PDT 24 Jul 25 06:51:09 PM PDT 24 1765686288 ps
T420 /workspace/coverage/default/47.sram_ctrl_partial_access_b2b.3836375683 Jul 25 06:53:13 PM PDT 24 Jul 25 07:01:09 PM PDT 24 78685678813 ps
T421 /workspace/coverage/default/31.sram_ctrl_alert_test.409481336 Jul 25 06:50:33 PM PDT 24 Jul 25 06:50:34 PM PDT 24 42092628 ps
T422 /workspace/coverage/default/29.sram_ctrl_alert_test.4191156758 Jul 25 06:50:20 PM PDT 24 Jul 25 06:50:21 PM PDT 24 55206545 ps
T423 /workspace/coverage/default/30.sram_ctrl_stress_all.301176794 Jul 25 06:50:27 PM PDT 24 Jul 25 07:11:41 PM PDT 24 197989933571 ps
T122 /workspace/coverage/default/33.sram_ctrl_stress_all_with_rand_reset.1166987401 Jul 25 06:50:51 PM PDT 24 Jul 25 06:50:58 PM PDT 24 480561442 ps
T424 /workspace/coverage/default/30.sram_ctrl_partial_access.1287113152 Jul 25 06:50:17 PM PDT 24 Jul 25 06:50:34 PM PDT 24 4869526461 ps
T425 /workspace/coverage/default/42.sram_ctrl_executable.3363658302 Jul 25 06:52:42 PM PDT 24 Jul 25 07:04:36 PM PDT 24 10926239640 ps
T426 /workspace/coverage/default/12.sram_ctrl_mem_partial_access.1358659191 Jul 25 06:47:30 PM PDT 24 Jul 25 06:48:46 PM PDT 24 3025397352 ps
T427 /workspace/coverage/default/22.sram_ctrl_regwen.1304991228 Jul 25 06:49:01 PM PDT 24 Jul 25 07:00:46 PM PDT 24 34439440742 ps
T428 /workspace/coverage/default/8.sram_ctrl_max_throughput.4147674147 Jul 25 06:46:57 PM PDT 24 Jul 25 06:47:34 PM PDT 24 8048058463 ps
T429 /workspace/coverage/default/18.sram_ctrl_stress_all.1843372481 Jul 25 06:48:32 PM PDT 24 Jul 25 07:44:15 PM PDT 24 126246335285 ps
T430 /workspace/coverage/default/7.sram_ctrl_executable.1036060725 Jul 25 06:46:46 PM PDT 24 Jul 25 07:07:24 PM PDT 24 19892712085 ps
T431 /workspace/coverage/default/8.sram_ctrl_regwen.3173896823 Jul 25 06:46:56 PM PDT 24 Jul 25 07:04:44 PM PDT 24 8635355140 ps
T432 /workspace/coverage/default/4.sram_ctrl_throughput_w_partial_write.3261980322 Jul 25 06:46:11 PM PDT 24 Jul 25 06:47:31 PM PDT 24 1572299672 ps
T433 /workspace/coverage/default/27.sram_ctrl_smoke.366803649 Jul 25 06:49:46 PM PDT 24 Jul 25 06:49:54 PM PDT 24 3949214498 ps
T434 /workspace/coverage/default/19.sram_ctrl_alert_test.247577937 Jul 25 06:48:32 PM PDT 24 Jul 25 06:48:33 PM PDT 24 18712679 ps
T435 /workspace/coverage/default/43.sram_ctrl_stress_all_with_rand_reset.3057756265 Jul 25 06:52:38 PM PDT 24 Jul 25 06:53:21 PM PDT 24 2246175830 ps
T436 /workspace/coverage/default/14.sram_ctrl_bijection.268220614 Jul 25 06:47:46 PM PDT 24 Jul 25 07:32:02 PM PDT 24 442298464799 ps
T437 /workspace/coverage/default/7.sram_ctrl_mem_partial_access.1230141145 Jul 25 06:46:46 PM PDT 24 Jul 25 06:48:09 PM PDT 24 5194878851 ps
T438 /workspace/coverage/default/49.sram_ctrl_alert_test.3866482072 Jul 25 06:53:40 PM PDT 24 Jul 25 06:53:41 PM PDT 24 63842910 ps
T439 /workspace/coverage/default/27.sram_ctrl_stress_all_with_rand_reset.535171212 Jul 25 06:49:51 PM PDT 24 Jul 25 06:50:03 PM PDT 24 443235345 ps
T440 /workspace/coverage/default/44.sram_ctrl_executable.1522264353 Jul 25 06:52:38 PM PDT 24 Jul 25 07:06:25 PM PDT 24 14781660263 ps
T441 /workspace/coverage/default/39.sram_ctrl_ram_cfg.793570188 Jul 25 06:51:47 PM PDT 24 Jul 25 06:51:50 PM PDT 24 1260295577 ps
T442 /workspace/coverage/default/28.sram_ctrl_ram_cfg.2709594951 Jul 25 06:50:08 PM PDT 24 Jul 25 06:50:11 PM PDT 24 352277657 ps
T443 /workspace/coverage/default/8.sram_ctrl_partial_access_b2b.3705944725 Jul 25 06:46:55 PM PDT 24 Jul 25 06:52:28 PM PDT 24 27488786148 ps
T444 /workspace/coverage/default/45.sram_ctrl_ram_cfg.2508729204 Jul 25 06:53:01 PM PDT 24 Jul 25 06:53:05 PM PDT 24 629735624 ps
T445 /workspace/coverage/default/0.sram_ctrl_executable.2778612593 Jul 25 06:45:21 PM PDT 24 Jul 25 06:59:12 PM PDT 24 53502935298 ps
T446 /workspace/coverage/default/21.sram_ctrl_partial_access.1742568815 Jul 25 06:48:50 PM PDT 24 Jul 25 06:48:58 PM PDT 24 420102823 ps
T447 /workspace/coverage/default/45.sram_ctrl_max_throughput.4208228405 Jul 25 06:52:44 PM PDT 24 Jul 25 06:52:57 PM PDT 24 720992466 ps
T448 /workspace/coverage/default/16.sram_ctrl_access_during_key_req.106059631 Jul 25 06:48:00 PM PDT 24 Jul 25 07:00:13 PM PDT 24 27548171740 ps
T449 /workspace/coverage/default/40.sram_ctrl_access_during_key_req.3084539440 Jul 25 06:51:53 PM PDT 24 Jul 25 07:15:37 PM PDT 24 43391872115 ps
T450 /workspace/coverage/default/2.sram_ctrl_access_during_key_req.93524520 Jul 25 06:45:58 PM PDT 24 Jul 25 07:07:19 PM PDT 24 41957909099 ps
T451 /workspace/coverage/default/27.sram_ctrl_stress_all.219286846 Jul 25 06:49:52 PM PDT 24 Jul 25 08:57:53 PM PDT 24 274872275253 ps
T452 /workspace/coverage/default/41.sram_ctrl_stress_all_with_rand_reset.1646582270 Jul 25 06:52:04 PM PDT 24 Jul 25 06:52:14 PM PDT 24 461763123 ps
T453 /workspace/coverage/default/49.sram_ctrl_access_during_key_req.820916676 Jul 25 06:53:35 PM PDT 24 Jul 25 06:57:17 PM PDT 24 4543904917 ps
T454 /workspace/coverage/default/31.sram_ctrl_stress_pipeline.2571504812 Jul 25 06:50:26 PM PDT 24 Jul 25 06:52:40 PM PDT 24 9178455896 ps
T455 /workspace/coverage/default/18.sram_ctrl_throughput_w_partial_write.2134070587 Jul 25 06:48:25 PM PDT 24 Jul 25 06:49:17 PM PDT 24 772091137 ps
T456 /workspace/coverage/default/15.sram_ctrl_alert_test.153099449 Jul 25 06:48:02 PM PDT 24 Jul 25 06:48:03 PM PDT 24 43392301 ps
T457 /workspace/coverage/default/23.sram_ctrl_stress_all_with_rand_reset.2321884035 Jul 25 06:49:16 PM PDT 24 Jul 25 06:49:43 PM PDT 24 1100791959 ps
T458 /workspace/coverage/default/2.sram_ctrl_max_throughput.3329481554 Jul 25 06:45:48 PM PDT 24 Jul 25 06:47:14 PM PDT 24 3120108762 ps
T459 /workspace/coverage/default/22.sram_ctrl_ram_cfg.3043031207 Jul 25 06:49:05 PM PDT 24 Jul 25 06:49:09 PM PDT 24 801489432 ps
T460 /workspace/coverage/default/47.sram_ctrl_mem_walk.89685944 Jul 25 06:53:11 PM PDT 24 Jul 25 06:55:55 PM PDT 24 28857589770 ps
T461 /workspace/coverage/default/6.sram_ctrl_throughput_w_partial_write.457456140 Jul 25 06:46:30 PM PDT 24 Jul 25 06:46:42 PM PDT 24 4398078138 ps
T462 /workspace/coverage/default/20.sram_ctrl_mem_walk.2671503622 Jul 25 06:48:42 PM PDT 24 Jul 25 06:53:36 PM PDT 24 10944316960 ps
T463 /workspace/coverage/default/9.sram_ctrl_access_during_key_req.156344123 Jul 25 06:47:05 PM PDT 24 Jul 25 07:15:31 PM PDT 24 38020607935 ps
T464 /workspace/coverage/default/20.sram_ctrl_partial_access_b2b.3148198807 Jul 25 06:48:42 PM PDT 24 Jul 25 06:54:47 PM PDT 24 95370044036 ps
T465 /workspace/coverage/default/15.sram_ctrl_throughput_w_partial_write.3704447749 Jul 25 06:47:56 PM PDT 24 Jul 25 06:48:10 PM PDT 24 713669780 ps
T466 /workspace/coverage/default/6.sram_ctrl_stress_all.2412677989 Jul 25 06:46:37 PM PDT 24 Jul 25 09:05:30 PM PDT 24 128268435752 ps
T467 /workspace/coverage/default/38.sram_ctrl_alert_test.2041419051 Jul 25 06:51:41 PM PDT 24 Jul 25 06:51:42 PM PDT 24 13324227 ps
T468 /workspace/coverage/default/37.sram_ctrl_partial_access.2429755365 Jul 25 06:51:24 PM PDT 24 Jul 25 06:51:46 PM PDT 24 1525030864 ps
T469 /workspace/coverage/default/33.sram_ctrl_bijection.2473872258 Jul 25 06:50:42 PM PDT 24 Jul 25 07:27:32 PM PDT 24 690195542875 ps
T470 /workspace/coverage/default/48.sram_ctrl_mem_walk.176439972 Jul 25 06:53:32 PM PDT 24 Jul 25 06:56:33 PM PDT 24 9475424588 ps
T471 /workspace/coverage/default/34.sram_ctrl_stress_pipeline.4216329370 Jul 25 06:50:49 PM PDT 24 Jul 25 06:54:42 PM PDT 24 8456830219 ps
T472 /workspace/coverage/default/22.sram_ctrl_partial_access.1541683561 Jul 25 06:49:02 PM PDT 24 Jul 25 06:49:19 PM PDT 24 1283913720 ps
T123 /workspace/coverage/default/13.sram_ctrl_stress_all_with_rand_reset.2337543268 Jul 25 06:47:37 PM PDT 24 Jul 25 06:47:56 PM PDT 24 2814950439 ps
T473 /workspace/coverage/default/46.sram_ctrl_mem_walk.1399946674 Jul 25 06:53:01 PM PDT 24 Jul 25 06:57:14 PM PDT 24 3983816413 ps
T474 /workspace/coverage/default/7.sram_ctrl_smoke.151722202 Jul 25 06:46:38 PM PDT 24 Jul 25 06:46:48 PM PDT 24 675431470 ps
T475 /workspace/coverage/default/43.sram_ctrl_bijection.1583942586 Jul 25 06:52:22 PM PDT 24 Jul 25 07:07:21 PM PDT 24 154258351333 ps
T476 /workspace/coverage/default/40.sram_ctrl_throughput_w_partial_write.2257158866 Jul 25 06:53:11 PM PDT 24 Jul 25 06:53:53 PM PDT 24 12131200181 ps
T477 /workspace/coverage/default/11.sram_ctrl_regwen.4045161337 Jul 25 06:47:20 PM PDT 24 Jul 25 07:02:59 PM PDT 24 66175585828 ps
T478 /workspace/coverage/default/15.sram_ctrl_partial_access.2643702072 Jul 25 06:47:53 PM PDT 24 Jul 25 06:48:00 PM PDT 24 3284979319 ps
T479 /workspace/coverage/default/33.sram_ctrl_partial_access_b2b.3775811480 Jul 25 06:50:41 PM PDT 24 Jul 25 06:56:32 PM PDT 24 16577857314 ps
T480 /workspace/coverage/default/16.sram_ctrl_regwen.391487443 Jul 25 06:48:01 PM PDT 24 Jul 25 06:52:45 PM PDT 24 11963006969 ps
T481 /workspace/coverage/default/42.sram_ctrl_alert_test.1069899868 Jul 25 06:52:21 PM PDT 24 Jul 25 06:52:22 PM PDT 24 13441995 ps
T482 /workspace/coverage/default/9.sram_ctrl_max_throughput.2919686752 Jul 25 06:46:55 PM PDT 24 Jul 25 06:47:16 PM PDT 24 7005211815 ps
T483 /workspace/coverage/default/5.sram_ctrl_smoke.1070242136 Jul 25 06:46:20 PM PDT 24 Jul 25 06:47:30 PM PDT 24 447185885 ps
T484 /workspace/coverage/default/26.sram_ctrl_regwen.4226979748 Jul 25 06:49:38 PM PDT 24 Jul 25 07:17:00 PM PDT 24 45456927075 ps
T485 /workspace/coverage/default/35.sram_ctrl_partial_access.90806317 Jul 25 06:51:00 PM PDT 24 Jul 25 06:51:16 PM PDT 24 1030373917 ps
T486 /workspace/coverage/default/37.sram_ctrl_throughput_w_partial_write.4193270476 Jul 25 06:51:32 PM PDT 24 Jul 25 06:53:51 PM PDT 24 4314000970 ps
T487 /workspace/coverage/default/22.sram_ctrl_lc_escalation.1852209799 Jul 25 06:49:05 PM PDT 24 Jul 25 06:50:01 PM PDT 24 40774919927 ps
T488 /workspace/coverage/default/5.sram_ctrl_throughput_w_partial_write.2299125938 Jul 25 06:46:19 PM PDT 24 Jul 25 06:46:40 PM PDT 24 713485076 ps
T489 /workspace/coverage/default/49.sram_ctrl_max_throughput.3509495270 Jul 25 06:53:34 PM PDT 24 Jul 25 06:53:42 PM PDT 24 1354849742 ps
T490 /workspace/coverage/default/19.sram_ctrl_bijection.1978417152 Jul 25 06:48:27 PM PDT 24 Jul 25 07:09:30 PM PDT 24 316853656734 ps
T491 /workspace/coverage/default/32.sram_ctrl_lc_escalation.3430052226 Jul 25 06:50:32 PM PDT 24 Jul 25 06:51:45 PM PDT 24 12936093153 ps
T492 /workspace/coverage/default/18.sram_ctrl_bijection.2999254881 Jul 25 06:48:24 PM PDT 24 Jul 25 07:33:08 PM PDT 24 536552670860 ps
T493 /workspace/coverage/default/44.sram_ctrl_throughput_w_partial_write.2341737772 Jul 25 06:52:35 PM PDT 24 Jul 25 06:52:41 PM PDT 24 698729674 ps
T494 /workspace/coverage/default/28.sram_ctrl_lc_escalation.4058665275 Jul 25 06:49:58 PM PDT 24 Jul 25 06:50:49 PM PDT 24 15412940699 ps
T495 /workspace/coverage/default/42.sram_ctrl_lc_escalation.2441795063 Jul 25 06:52:06 PM PDT 24 Jul 25 06:52:58 PM PDT 24 7609093522 ps
T496 /workspace/coverage/default/43.sram_ctrl_mem_partial_access.3338883803 Jul 25 06:52:29 PM PDT 24 Jul 25 06:53:58 PM PDT 24 13757521503 ps
T497 /workspace/coverage/default/19.sram_ctrl_executable.1233538967 Jul 25 06:48:31 PM PDT 24 Jul 25 07:07:24 PM PDT 24 53519765002 ps
T498 /workspace/coverage/default/31.sram_ctrl_stress_all.297758123 Jul 25 06:50:35 PM PDT 24 Jul 25 07:49:27 PM PDT 24 154893661313 ps
T499 /workspace/coverage/default/17.sram_ctrl_alert_test.920523555 Jul 25 06:48:29 PM PDT 24 Jul 25 06:48:30 PM PDT 24 39180702 ps
T500 /workspace/coverage/default/13.sram_ctrl_ram_cfg.2795020226 Jul 25 06:47:37 PM PDT 24 Jul 25 06:47:40 PM PDT 24 367613223 ps
T501 /workspace/coverage/default/43.sram_ctrl_partial_access.2378003146 Jul 25 06:52:22 PM PDT 24 Jul 25 06:53:30 PM PDT 24 1521466947 ps
T502 /workspace/coverage/default/40.sram_ctrl_alert_test.715304985 Jul 25 06:51:55 PM PDT 24 Jul 25 06:51:56 PM PDT 24 23768460 ps
T503 /workspace/coverage/default/32.sram_ctrl_mem_walk.3193226397 Jul 25 06:50:40 PM PDT 24 Jul 25 06:56:26 PM PDT 24 21337369519 ps
T504 /workspace/coverage/default/16.sram_ctrl_executable.650720827 Jul 25 06:48:02 PM PDT 24 Jul 25 07:03:02 PM PDT 24 63353689751 ps
T505 /workspace/coverage/default/32.sram_ctrl_access_during_key_req.2265636234 Jul 25 06:50:34 PM PDT 24 Jul 25 07:01:01 PM PDT 24 42938572306 ps
T506 /workspace/coverage/default/1.sram_ctrl_alert_test.4179298403 Jul 25 06:45:42 PM PDT 24 Jul 25 06:45:43 PM PDT 24 72396644 ps
T507 /workspace/coverage/default/23.sram_ctrl_ram_cfg.1999337804 Jul 25 06:49:13 PM PDT 24 Jul 25 06:49:17 PM PDT 24 345094621 ps
T508 /workspace/coverage/default/27.sram_ctrl_ram_cfg.2390714813 Jul 25 06:49:45 PM PDT 24 Jul 25 06:49:49 PM PDT 24 4211421333 ps
T509 /workspace/coverage/default/23.sram_ctrl_regwen.3705402538 Jul 25 06:49:15 PM PDT 24 Jul 25 06:51:43 PM PDT 24 7524471770 ps
T510 /workspace/coverage/default/2.sram_ctrl_executable.1597048634 Jul 25 06:45:47 PM PDT 24 Jul 25 07:00:51 PM PDT 24 82488524213 ps
T511 /workspace/coverage/default/14.sram_ctrl_smoke.520644342 Jul 25 06:47:46 PM PDT 24 Jul 25 06:47:59 PM PDT 24 1544154644 ps
T512 /workspace/coverage/default/5.sram_ctrl_regwen.1142106191 Jul 25 06:46:21 PM PDT 24 Jul 25 07:03:18 PM PDT 24 41561536512 ps
T513 /workspace/coverage/default/21.sram_ctrl_bijection.3249614705 Jul 25 06:48:49 PM PDT 24 Jul 25 07:13:51 PM PDT 24 23983144776 ps
T514 /workspace/coverage/default/25.sram_ctrl_stress_pipeline.560503806 Jul 25 06:49:32 PM PDT 24 Jul 25 06:54:40 PM PDT 24 4322884960 ps
T515 /workspace/coverage/default/11.sram_ctrl_mem_walk.361108758 Jul 25 06:47:22 PM PDT 24 Jul 25 06:53:21 PM PDT 24 24102087202 ps
T516 /workspace/coverage/default/26.sram_ctrl_access_during_key_req.1553986379 Jul 25 06:49:37 PM PDT 24 Jul 25 07:07:33 PM PDT 24 22337111416 ps
T517 /workspace/coverage/default/13.sram_ctrl_partial_access.4132976486 Jul 25 06:47:37 PM PDT 24 Jul 25 06:48:23 PM PDT 24 1903139727 ps
T518 /workspace/coverage/default/22.sram_ctrl_access_during_key_req.3285852351 Jul 25 06:49:05 PM PDT 24 Jul 25 06:51:39 PM PDT 24 4233689640 ps
T519 /workspace/coverage/default/39.sram_ctrl_smoke.838266378 Jul 25 06:51:41 PM PDT 24 Jul 25 06:51:57 PM PDT 24 1319954050 ps
T520 /workspace/coverage/default/26.sram_ctrl_alert_test.1215664005 Jul 25 06:49:46 PM PDT 24 Jul 25 06:49:47 PM PDT 24 10898862 ps
T521 /workspace/coverage/default/32.sram_ctrl_smoke.60802239 Jul 25 06:50:36 PM PDT 24 Jul 25 06:50:51 PM PDT 24 2372077426 ps
T522 /workspace/coverage/default/38.sram_ctrl_stress_all.4219168827 Jul 25 06:51:41 PM PDT 24 Jul 25 07:09:00 PM PDT 24 33729888698 ps
T523 /workspace/coverage/default/27.sram_ctrl_alert_test.3632605587 Jul 25 06:49:47 PM PDT 24 Jul 25 06:49:48 PM PDT 24 31643337 ps
T524 /workspace/coverage/default/36.sram_ctrl_mem_walk.3662565974 Jul 25 06:51:21 PM PDT 24 Jul 25 06:54:17 PM PDT 24 8968901772 ps
T48 /workspace/coverage/default/48.sram_ctrl_stress_all_with_rand_reset.1058735564 Jul 25 06:53:35 PM PDT 24 Jul 25 06:54:11 PM PDT 24 6091631440 ps
T525 /workspace/coverage/default/43.sram_ctrl_access_during_key_req.551968039 Jul 25 06:52:28 PM PDT 24 Jul 25 07:14:26 PM PDT 24 15127259792 ps
T526 /workspace/coverage/default/23.sram_ctrl_partial_access.4235407745 Jul 25 06:49:13 PM PDT 24 Jul 25 06:50:58 PM PDT 24 535927930 ps
T527 /workspace/coverage/default/27.sram_ctrl_multiple_keys.1735761897 Jul 25 06:49:45 PM PDT 24 Jul 25 06:59:04 PM PDT 24 9086323428 ps
T528 /workspace/coverage/default/42.sram_ctrl_throughput_w_partial_write.2034538448 Jul 25 06:52:08 PM PDT 24 Jul 25 06:52:41 PM PDT 24 1517674852 ps
T529 /workspace/coverage/default/24.sram_ctrl_lc_escalation.2255812929 Jul 25 06:49:20 PM PDT 24 Jul 25 06:51:14 PM PDT 24 156080746579 ps
T530 /workspace/coverage/default/34.sram_ctrl_regwen.1361873852 Jul 25 06:50:59 PM PDT 24 Jul 25 06:56:38 PM PDT 24 4435018766 ps
T531 /workspace/coverage/default/34.sram_ctrl_lc_escalation.2194487645 Jul 25 06:50:57 PM PDT 24 Jul 25 06:52:04 PM PDT 24 171138992836 ps
T532 /workspace/coverage/default/22.sram_ctrl_alert_test.214401497 Jul 25 06:49:06 PM PDT 24 Jul 25 06:49:07 PM PDT 24 39455688 ps
T533 /workspace/coverage/default/37.sram_ctrl_partial_access_b2b.3767021949 Jul 25 06:51:21 PM PDT 24 Jul 25 06:56:46 PM PDT 24 5871436772 ps
T534 /workspace/coverage/default/24.sram_ctrl_stress_pipeline.718588427 Jul 25 06:49:15 PM PDT 24 Jul 25 06:53:38 PM PDT 24 3734752008 ps
T535 /workspace/coverage/default/49.sram_ctrl_partial_access.659025506 Jul 25 06:53:32 PM PDT 24 Jul 25 06:56:20 PM PDT 24 2155951219 ps
T536 /workspace/coverage/default/11.sram_ctrl_multiple_keys.3345454263 Jul 25 06:47:35 PM PDT 24 Jul 25 07:08:32 PM PDT 24 80035248860 ps
T537 /workspace/coverage/default/18.sram_ctrl_max_throughput.1801864245 Jul 25 06:48:24 PM PDT 24 Jul 25 06:48:45 PM PDT 24 2928553370 ps
T538 /workspace/coverage/default/21.sram_ctrl_regwen.1321445107 Jul 25 06:48:50 PM PDT 24 Jul 25 07:13:26 PM PDT 24 18568961516 ps
T539 /workspace/coverage/default/41.sram_ctrl_lc_escalation.3312249386 Jul 25 06:52:00 PM PDT 24 Jul 25 06:52:58 PM PDT 24 13818610029 ps
T540 /workspace/coverage/default/6.sram_ctrl_partial_access.2906823835 Jul 25 06:46:28 PM PDT 24 Jul 25 06:46:46 PM PDT 24 7204920379 ps
T541 /workspace/coverage/default/15.sram_ctrl_stress_pipeline.2585186204 Jul 25 06:47:52 PM PDT 24 Jul 25 06:51:17 PM PDT 24 2988427297 ps
T542 /workspace/coverage/default/3.sram_ctrl_mem_walk.2994995199 Jul 25 06:46:10 PM PDT 24 Jul 25 06:49:05 PM PDT 24 10369508444 ps
T543 /workspace/coverage/default/25.sram_ctrl_lc_escalation.2285999654 Jul 25 06:49:29 PM PDT 24 Jul 25 06:50:16 PM PDT 24 8149887634 ps
T544 /workspace/coverage/default/12.sram_ctrl_throughput_w_partial_write.2200899966 Jul 25 06:47:30 PM PDT 24 Jul 25 06:48:28 PM PDT 24 2968358902 ps
T545 /workspace/coverage/default/10.sram_ctrl_lc_escalation.47547392 Jul 25 06:47:04 PM PDT 24 Jul 25 06:47:53 PM PDT 24 16286206193 ps
T546 /workspace/coverage/default/25.sram_ctrl_multiple_keys.980681968 Jul 25 06:49:21 PM PDT 24 Jul 25 07:04:13 PM PDT 24 120531131723 ps
T547 /workspace/coverage/default/24.sram_ctrl_bijection.123365817 Jul 25 06:49:14 PM PDT 24 Jul 25 07:01:59 PM PDT 24 22086908881 ps
T548 /workspace/coverage/default/11.sram_ctrl_max_throughput.661721799 Jul 25 06:47:15 PM PDT 24 Jul 25 06:48:04 PM PDT 24 2772958736 ps
0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%