Tests
dashboard | hierarchy | modlist | groups | tests | asserts
Total Coverage Summary 
SCORELINECONDTOGGLEFSMBRANCHASSERTGROUP
97.99 99.19 94.27 99.72 100.00 96.03 99.12 97.62


Total test records in report: 1035
tests.html | tests1.html | tests2.html | tests3.html | tests4.html | tests5.html | tests6.html | tests7.html | tests8.html | tests9.html | tests10.html | tests11.html | tests12.html | tests13.html | tests14.html | tests15.html | tests16.html | tests17.html | tests18.html | tests19.html | tests20.html | tests21.html

T549 /workspace/coverage/default/35.sram_ctrl_mem_walk.2307004069 Jul 25 06:51:08 PM PDT 24 Jul 25 06:53:46 PM PDT 24 31487816716 ps
T550 /workspace/coverage/default/38.sram_ctrl_regwen.336793754 Jul 25 06:51:39 PM PDT 24 Jul 25 07:08:17 PM PDT 24 5600074187 ps
T551 /workspace/coverage/default/46.sram_ctrl_stress_pipeline.2718609069 Jul 25 06:53:02 PM PDT 24 Jul 25 06:56:30 PM PDT 24 14168472814 ps
T552 /workspace/coverage/default/16.sram_ctrl_mem_partial_access.3517244154 Jul 25 06:48:07 PM PDT 24 Jul 25 06:50:55 PM PDT 24 5985769676 ps
T553 /workspace/coverage/default/3.sram_ctrl_multiple_keys.1440986320 Jul 25 06:45:59 PM PDT 24 Jul 25 06:53:20 PM PDT 24 12393446725 ps
T554 /workspace/coverage/default/26.sram_ctrl_stress_all.4275892939 Jul 25 06:49:47 PM PDT 24 Jul 25 08:16:57 PM PDT 24 189444074197 ps
T555 /workspace/coverage/default/8.sram_ctrl_stress_all_with_rand_reset.3104152952 Jul 25 06:46:55 PM PDT 24 Jul 25 06:47:27 PM PDT 24 4408200049 ps
T556 /workspace/coverage/default/44.sram_ctrl_partial_access.3642512606 Jul 25 06:52:36 PM PDT 24 Jul 25 06:52:53 PM PDT 24 3384689783 ps
T557 /workspace/coverage/default/2.sram_ctrl_lc_escalation.1216186305 Jul 25 06:45:48 PM PDT 24 Jul 25 06:46:35 PM PDT 24 9087023612 ps
T558 /workspace/coverage/default/17.sram_ctrl_executable.990840626 Jul 25 06:48:10 PM PDT 24 Jul 25 07:11:56 PM PDT 24 56370063451 ps
T559 /workspace/coverage/default/2.sram_ctrl_smoke.285476281 Jul 25 06:45:43 PM PDT 24 Jul 25 06:45:50 PM PDT 24 2953434020 ps
T560 /workspace/coverage/default/49.sram_ctrl_smoke.2506863365 Jul 25 06:53:35 PM PDT 24 Jul 25 06:54:02 PM PDT 24 6903678415 ps
T561 /workspace/coverage/default/47.sram_ctrl_ram_cfg.1744510076 Jul 25 06:53:12 PM PDT 24 Jul 25 06:53:16 PM PDT 24 1361516120 ps
T562 /workspace/coverage/default/39.sram_ctrl_executable.2296497686 Jul 25 06:51:46 PM PDT 24 Jul 25 06:59:31 PM PDT 24 9611543760 ps
T563 /workspace/coverage/default/20.sram_ctrl_ram_cfg.3280252432 Jul 25 06:48:41 PM PDT 24 Jul 25 06:48:45 PM PDT 24 684056688 ps
T564 /workspace/coverage/default/10.sram_ctrl_max_throughput.3304397207 Jul 25 06:47:04 PM PDT 24 Jul 25 06:47:15 PM PDT 24 1414412719 ps
T565 /workspace/coverage/default/48.sram_ctrl_executable.2137088611 Jul 25 06:53:23 PM PDT 24 Jul 25 07:01:12 PM PDT 24 3030511313 ps
T566 /workspace/coverage/default/47.sram_ctrl_smoke.460977732 Jul 25 06:53:12 PM PDT 24 Jul 25 06:55:02 PM PDT 24 456334093 ps
T567 /workspace/coverage/default/12.sram_ctrl_multiple_keys.2884075175 Jul 25 06:47:19 PM PDT 24 Jul 25 06:57:59 PM PDT 24 9163397621 ps
T568 /workspace/coverage/default/8.sram_ctrl_stress_all.2910887563 Jul 25 06:46:55 PM PDT 24 Jul 25 07:41:49 PM PDT 24 38222635915 ps
T569 /workspace/coverage/default/37.sram_ctrl_alert_test.4048993240 Jul 25 06:51:32 PM PDT 24 Jul 25 06:51:33 PM PDT 24 19908121 ps
T570 /workspace/coverage/default/16.sram_ctrl_multiple_keys.3215248576 Jul 25 06:48:01 PM PDT 24 Jul 25 06:57:42 PM PDT 24 5100373155 ps
T571 /workspace/coverage/default/48.sram_ctrl_multiple_keys.1263729843 Jul 25 06:53:23 PM PDT 24 Jul 25 07:00:33 PM PDT 24 7641158417 ps
T572 /workspace/coverage/default/43.sram_ctrl_stress_pipeline.1828281134 Jul 25 06:52:23 PM PDT 24 Jul 25 06:56:10 PM PDT 24 2851557190 ps
T573 /workspace/coverage/default/9.sram_ctrl_ram_cfg.2597207412 Jul 25 06:47:04 PM PDT 24 Jul 25 06:47:07 PM PDT 24 350701105 ps
T574 /workspace/coverage/default/47.sram_ctrl_stress_all_with_rand_reset.2346161374 Jul 25 06:53:12 PM PDT 24 Jul 25 06:56:08 PM PDT 24 9665814627 ps
T575 /workspace/coverage/default/45.sram_ctrl_multiple_keys.1146811080 Jul 25 06:52:45 PM PDT 24 Jul 25 06:56:58 PM PDT 24 16877337979 ps
T576 /workspace/coverage/default/46.sram_ctrl_smoke.3427797520 Jul 25 06:52:52 PM PDT 24 Jul 25 06:53:11 PM PDT 24 2746507506 ps
T577 /workspace/coverage/default/38.sram_ctrl_stress_all_with_rand_reset.3773031337 Jul 25 06:51:41 PM PDT 24 Jul 25 06:53:04 PM PDT 24 5016254847 ps
T578 /workspace/coverage/default/40.sram_ctrl_partial_access_b2b.1510807418 Jul 25 06:51:55 PM PDT 24 Jul 25 06:57:55 PM PDT 24 58383813597 ps
T579 /workspace/coverage/default/16.sram_ctrl_partial_access.550310644 Jul 25 06:48:01 PM PDT 24 Jul 25 06:48:16 PM PDT 24 1072993510 ps
T580 /workspace/coverage/default/24.sram_ctrl_throughput_w_partial_write.102971782 Jul 25 06:49:20 PM PDT 24 Jul 25 06:51:22 PM PDT 24 6053032429 ps
T581 /workspace/coverage/default/35.sram_ctrl_stress_all_with_rand_reset.4286315565 Jul 25 06:51:08 PM PDT 24 Jul 25 06:54:11 PM PDT 24 4615769296 ps
T582 /workspace/coverage/default/10.sram_ctrl_mem_partial_access.2741542689 Jul 25 06:47:14 PM PDT 24 Jul 25 06:48:39 PM PDT 24 5820131834 ps
T583 /workspace/coverage/default/10.sram_ctrl_throughput_w_partial_write.3862702656 Jul 25 06:47:05 PM PDT 24 Jul 25 06:47:11 PM PDT 24 1391177830 ps
T584 /workspace/coverage/default/17.sram_ctrl_mem_partial_access.340313623 Jul 25 06:48:17 PM PDT 24 Jul 25 06:50:22 PM PDT 24 2809845012 ps
T585 /workspace/coverage/default/10.sram_ctrl_executable.1050700056 Jul 25 06:47:05 PM PDT 24 Jul 25 07:06:30 PM PDT 24 20207351794 ps
T586 /workspace/coverage/default/46.sram_ctrl_lc_escalation.3234567385 Jul 25 06:53:02 PM PDT 24 Jul 25 06:53:36 PM PDT 24 5484128519 ps
T587 /workspace/coverage/default/13.sram_ctrl_stress_all.1422217904 Jul 25 06:47:37 PM PDT 24 Jul 25 07:57:29 PM PDT 24 228339349827 ps
T588 /workspace/coverage/default/17.sram_ctrl_max_throughput.1296609889 Jul 25 06:48:15 PM PDT 24 Jul 25 06:48:22 PM PDT 24 1680601235 ps
T589 /workspace/coverage/default/4.sram_ctrl_lc_escalation.3023870533 Jul 25 06:46:11 PM PDT 24 Jul 25 06:47:44 PM PDT 24 48824558040 ps
T590 /workspace/coverage/default/27.sram_ctrl_mem_partial_access.3431993975 Jul 25 06:49:45 PM PDT 24 Jul 25 06:52:13 PM PDT 24 2742547769 ps
T591 /workspace/coverage/default/40.sram_ctrl_partial_access.814060231 Jul 25 06:51:53 PM PDT 24 Jul 25 06:53:32 PM PDT 24 1636125061 ps
T592 /workspace/coverage/default/14.sram_ctrl_max_throughput.485512651 Jul 25 06:47:47 PM PDT 24 Jul 25 06:48:20 PM PDT 24 2675803284 ps
T593 /workspace/coverage/default/40.sram_ctrl_multiple_keys.2160147407 Jul 25 06:51:45 PM PDT 24 Jul 25 07:10:48 PM PDT 24 12835258441 ps
T594 /workspace/coverage/default/13.sram_ctrl_bijection.1832126642 Jul 25 06:47:28 PM PDT 24 Jul 25 07:18:54 PM PDT 24 27402216475 ps
T595 /workspace/coverage/default/40.sram_ctrl_mem_partial_access.2227157179 Jul 25 06:51:55 PM PDT 24 Jul 25 06:54:16 PM PDT 24 4851274119 ps
T596 /workspace/coverage/default/46.sram_ctrl_ram_cfg.2333867433 Jul 25 06:53:03 PM PDT 24 Jul 25 06:53:06 PM PDT 24 1405118165 ps
T597 /workspace/coverage/default/44.sram_ctrl_smoke.2268655498 Jul 25 06:52:37 PM PDT 24 Jul 25 06:52:42 PM PDT 24 1423641779 ps
T598 /workspace/coverage/default/13.sram_ctrl_max_throughput.1398179599 Jul 25 06:47:40 PM PDT 24 Jul 25 06:49:45 PM PDT 24 3175663776 ps
T599 /workspace/coverage/default/3.sram_ctrl_partial_access.444071292 Jul 25 06:46:00 PM PDT 24 Jul 25 06:46:15 PM PDT 24 943089278 ps
T600 /workspace/coverage/default/20.sram_ctrl_smoke.2516397685 Jul 25 06:48:33 PM PDT 24 Jul 25 06:49:59 PM PDT 24 3027071395 ps
T601 /workspace/coverage/default/45.sram_ctrl_partial_access.1789532867 Jul 25 06:52:44 PM PDT 24 Jul 25 06:53:04 PM PDT 24 1265470309 ps
T602 /workspace/coverage/default/10.sram_ctrl_smoke.4117620037 Jul 25 06:47:03 PM PDT 24 Jul 25 06:47:21 PM PDT 24 2272588597 ps
T603 /workspace/coverage/default/35.sram_ctrl_stress_all.3226279190 Jul 25 06:51:08 PM PDT 24 Jul 25 08:46:05 PM PDT 24 222224235762 ps
T604 /workspace/coverage/default/23.sram_ctrl_alert_test.3627219549 Jul 25 06:49:15 PM PDT 24 Jul 25 06:49:16 PM PDT 24 83859606 ps
T605 /workspace/coverage/default/19.sram_ctrl_access_during_key_req.338674312 Jul 25 06:48:33 PM PDT 24 Jul 25 06:59:30 PM PDT 24 12129075296 ps
T606 /workspace/coverage/default/31.sram_ctrl_lc_escalation.4067766059 Jul 25 06:50:26 PM PDT 24 Jul 25 06:51:11 PM PDT 24 13498509960 ps
T607 /workspace/coverage/default/33.sram_ctrl_lc_escalation.627131541 Jul 25 06:50:51 PM PDT 24 Jul 25 06:52:41 PM PDT 24 46102070724 ps
T608 /workspace/coverage/default/26.sram_ctrl_max_throughput.851784721 Jul 25 06:49:37 PM PDT 24 Jul 25 06:50:07 PM PDT 24 748421334 ps
T609 /workspace/coverage/default/30.sram_ctrl_stress_pipeline.1610576685 Jul 25 06:50:17 PM PDT 24 Jul 25 06:55:26 PM PDT 24 8102662770 ps
T610 /workspace/coverage/default/7.sram_ctrl_max_throughput.2793329121 Jul 25 06:46:36 PM PDT 24 Jul 25 06:47:41 PM PDT 24 854941417 ps
T611 /workspace/coverage/default/37.sram_ctrl_stress_all_with_rand_reset.119689559 Jul 25 06:51:31 PM PDT 24 Jul 25 06:51:41 PM PDT 24 365027757 ps
T612 /workspace/coverage/default/0.sram_ctrl_partial_access.3971122562 Jul 25 06:45:21 PM PDT 24 Jul 25 06:45:29 PM PDT 24 4215017722 ps
T613 /workspace/coverage/default/24.sram_ctrl_alert_test.731848755 Jul 25 06:49:22 PM PDT 24 Jul 25 06:49:22 PM PDT 24 39203470 ps
T614 /workspace/coverage/default/46.sram_ctrl_access_during_key_req.52148203 Jul 25 06:53:02 PM PDT 24 Jul 25 07:11:23 PM PDT 24 15648996709 ps
T615 /workspace/coverage/default/34.sram_ctrl_max_throughput.3855399451 Jul 25 06:50:58 PM PDT 24 Jul 25 06:52:02 PM PDT 24 2688759128 ps
T616 /workspace/coverage/default/35.sram_ctrl_partial_access_b2b.2487570841 Jul 25 06:50:59 PM PDT 24 Jul 25 06:58:10 PM PDT 24 75600735283 ps
T617 /workspace/coverage/default/39.sram_ctrl_stress_all_with_rand_reset.601080065 Jul 25 06:51:49 PM PDT 24 Jul 25 06:54:07 PM PDT 24 959118834 ps
T618 /workspace/coverage/default/8.sram_ctrl_multiple_keys.3251566423 Jul 25 06:46:45 PM PDT 24 Jul 25 07:03:08 PM PDT 24 23015592879 ps
T619 /workspace/coverage/default/43.sram_ctrl_executable.482440627 Jul 25 06:52:29 PM PDT 24 Jul 25 07:02:50 PM PDT 24 7138580608 ps
T620 /workspace/coverage/default/11.sram_ctrl_bijection.288655237 Jul 25 06:47:14 PM PDT 24 Jul 25 07:20:41 PM PDT 24 234127398163 ps
T621 /workspace/coverage/default/2.sram_ctrl_throughput_w_partial_write.1111184690 Jul 25 06:45:47 PM PDT 24 Jul 25 06:48:14 PM PDT 24 1595498011 ps
T622 /workspace/coverage/default/0.sram_ctrl_partial_access_b2b.1443049493 Jul 25 06:45:17 PM PDT 24 Jul 25 06:51:21 PM PDT 24 64459521842 ps
T623 /workspace/coverage/default/44.sram_ctrl_lc_escalation.247199726 Jul 25 06:52:38 PM PDT 24 Jul 25 06:53:00 PM PDT 24 3507540255 ps
T624 /workspace/coverage/default/11.sram_ctrl_partial_access.1279935462 Jul 25 06:47:14 PM PDT 24 Jul 25 06:48:50 PM PDT 24 4670958321 ps
T625 /workspace/coverage/default/35.sram_ctrl_mem_partial_access.1809493314 Jul 25 06:51:09 PM PDT 24 Jul 25 06:53:11 PM PDT 24 1593527692 ps
T626 /workspace/coverage/default/37.sram_ctrl_stress_all.3843878718 Jul 25 06:51:31 PM PDT 24 Jul 25 08:59:11 PM PDT 24 179742571437 ps
T627 /workspace/coverage/default/20.sram_ctrl_max_throughput.198498650 Jul 25 06:48:43 PM PDT 24 Jul 25 06:48:58 PM PDT 24 2765555104 ps
T628 /workspace/coverage/default/49.sram_ctrl_lc_escalation.1703243881 Jul 25 06:53:31 PM PDT 24 Jul 25 06:54:00 PM PDT 24 5111830894 ps
T629 /workspace/coverage/default/24.sram_ctrl_partial_access.2317691709 Jul 25 06:49:12 PM PDT 24 Jul 25 06:49:23 PM PDT 24 763973855 ps
T630 /workspace/coverage/default/37.sram_ctrl_ram_cfg.2239753725 Jul 25 06:51:31 PM PDT 24 Jul 25 06:51:35 PM PDT 24 1352647551 ps
T631 /workspace/coverage/default/21.sram_ctrl_lc_escalation.2532094407 Jul 25 06:48:49 PM PDT 24 Jul 25 06:49:57 PM PDT 24 51088243845 ps
T632 /workspace/coverage/default/49.sram_ctrl_stress_all_with_rand_reset.3339556207 Jul 25 06:53:46 PM PDT 24 Jul 25 06:53:52 PM PDT 24 318258719 ps
T633 /workspace/coverage/default/41.sram_ctrl_multiple_keys.3522053945 Jul 25 06:52:01 PM PDT 24 Jul 25 07:16:33 PM PDT 24 26114302720 ps
T634 /workspace/coverage/default/1.sram_ctrl_partial_access.1963457228 Jul 25 06:45:33 PM PDT 24 Jul 25 06:46:28 PM PDT 24 4460117608 ps
T635 /workspace/coverage/default/21.sram_ctrl_stress_pipeline.3115610509 Jul 25 06:48:49 PM PDT 24 Jul 25 06:51:27 PM PDT 24 15858188704 ps
T636 /workspace/coverage/default/39.sram_ctrl_mem_walk.977058685 Jul 25 06:51:46 PM PDT 24 Jul 25 06:54:28 PM PDT 24 27629697620 ps
T637 /workspace/coverage/default/48.sram_ctrl_stress_all.2114086986 Jul 25 06:53:33 PM PDT 24 Jul 25 08:17:25 PM PDT 24 201681856577 ps
T638 /workspace/coverage/default/5.sram_ctrl_alert_test.130311684 Jul 25 06:46:26 PM PDT 24 Jul 25 06:46:27 PM PDT 24 17035819 ps
T639 /workspace/coverage/default/16.sram_ctrl_stress_all_with_rand_reset.2241042884 Jul 25 06:48:10 PM PDT 24 Jul 25 06:48:31 PM PDT 24 2649813242 ps
T640 /workspace/coverage/default/5.sram_ctrl_multiple_keys.1757739039 Jul 25 06:46:21 PM PDT 24 Jul 25 06:46:32 PM PDT 24 910020294 ps
T641 /workspace/coverage/default/32.sram_ctrl_executable.1195803860 Jul 25 06:50:33 PM PDT 24 Jul 25 06:56:15 PM PDT 24 5631492311 ps
T642 /workspace/coverage/default/34.sram_ctrl_ram_cfg.1157145612 Jul 25 06:50:57 PM PDT 24 Jul 25 06:51:01 PM PDT 24 2412217766 ps
T643 /workspace/coverage/default/45.sram_ctrl_lc_escalation.1340000961 Jul 25 06:52:54 PM PDT 24 Jul 25 06:54:06 PM PDT 24 11249457579 ps
T644 /workspace/coverage/default/25.sram_ctrl_partial_access.1768992459 Jul 25 06:49:29 PM PDT 24 Jul 25 06:50:56 PM PDT 24 891769017 ps
T645 /workspace/coverage/default/23.sram_ctrl_multiple_keys.3366344768 Jul 25 06:49:14 PM PDT 24 Jul 25 06:55:30 PM PDT 24 21795832841 ps
T646 /workspace/coverage/default/11.sram_ctrl_executable.3806166176 Jul 25 06:47:20 PM PDT 24 Jul 25 06:54:02 PM PDT 24 32491246495 ps
T647 /workspace/coverage/default/20.sram_ctrl_lc_escalation.3524181947 Jul 25 06:48:41 PM PDT 24 Jul 25 06:49:09 PM PDT 24 35536468056 ps
T648 /workspace/coverage/default/9.sram_ctrl_lc_escalation.3457759404 Jul 25 06:47:05 PM PDT 24 Jul 25 06:48:06 PM PDT 24 10359707531 ps
T649 /workspace/coverage/default/42.sram_ctrl_mem_partial_access.3529310744 Jul 25 06:52:24 PM PDT 24 Jul 25 06:54:59 PM PDT 24 9128830510 ps
T650 /workspace/coverage/default/14.sram_ctrl_executable.901286232 Jul 25 06:47:45 PM PDT 24 Jul 25 07:03:58 PM PDT 24 17272513275 ps
T651 /workspace/coverage/default/20.sram_ctrl_access_during_key_req.4266609595 Jul 25 06:48:42 PM PDT 24 Jul 25 06:54:47 PM PDT 24 31473356426 ps
T652 /workspace/coverage/default/43.sram_ctrl_multiple_keys.2090318295 Jul 25 06:52:23 PM PDT 24 Jul 25 07:11:25 PM PDT 24 145061367141 ps
T653 /workspace/coverage/default/42.sram_ctrl_ram_cfg.3568420580 Jul 25 06:52:22 PM PDT 24 Jul 25 06:52:25 PM PDT 24 368080463 ps
T654 /workspace/coverage/default/1.sram_ctrl_multiple_keys.2104694383 Jul 25 06:45:27 PM PDT 24 Jul 25 06:55:29 PM PDT 24 14579326474 ps
T655 /workspace/coverage/default/19.sram_ctrl_stress_all_with_rand_reset.3804432741 Jul 25 06:48:33 PM PDT 24 Jul 25 06:48:42 PM PDT 24 426325613 ps
T656 /workspace/coverage/default/29.sram_ctrl_throughput_w_partial_write.872627058 Jul 25 06:50:09 PM PDT 24 Jul 25 06:50:16 PM PDT 24 2791453507 ps
T657 /workspace/coverage/default/44.sram_ctrl_alert_test.2988346653 Jul 25 06:52:44 PM PDT 24 Jul 25 06:52:45 PM PDT 24 25640646 ps
T658 /workspace/coverage/default/13.sram_ctrl_mem_partial_access.2115630268 Jul 25 06:47:39 PM PDT 24 Jul 25 06:50:07 PM PDT 24 9770508427 ps
T659 /workspace/coverage/default/27.sram_ctrl_partial_access.1884762763 Jul 25 06:49:46 PM PDT 24 Jul 25 06:50:01 PM PDT 24 13070926829 ps
T660 /workspace/coverage/default/31.sram_ctrl_stress_all_with_rand_reset.4039813572 Jul 25 06:50:27 PM PDT 24 Jul 25 06:50:34 PM PDT 24 491467453 ps
T661 /workspace/coverage/default/15.sram_ctrl_ram_cfg.556982250 Jul 25 06:47:54 PM PDT 24 Jul 25 06:47:58 PM PDT 24 350302445 ps
T662 /workspace/coverage/default/6.sram_ctrl_smoke.3108255591 Jul 25 06:46:29 PM PDT 24 Jul 25 06:46:48 PM PDT 24 1632800083 ps
T663 /workspace/coverage/default/39.sram_ctrl_partial_access.3149835926 Jul 25 06:51:48 PM PDT 24 Jul 25 06:51:57 PM PDT 24 1516901994 ps
T664 /workspace/coverage/default/17.sram_ctrl_throughput_w_partial_write.4102732995 Jul 25 06:48:10 PM PDT 24 Jul 25 06:49:49 PM PDT 24 3262718570 ps
T665 /workspace/coverage/default/5.sram_ctrl_mem_partial_access.1616040806 Jul 25 06:46:21 PM PDT 24 Jul 25 06:47:47 PM PDT 24 7087659847 ps
T666 /workspace/coverage/default/2.sram_ctrl_partial_access.3597055632 Jul 25 06:45:41 PM PDT 24 Jul 25 06:45:56 PM PDT 24 9390886299 ps
T667 /workspace/coverage/default/33.sram_ctrl_ram_cfg.4293334886 Jul 25 06:50:50 PM PDT 24 Jul 25 06:50:54 PM PDT 24 1413274652 ps
T668 /workspace/coverage/default/39.sram_ctrl_stress_all.3046385237 Jul 25 06:51:46 PM PDT 24 Jul 25 07:32:39 PM PDT 24 259270525714 ps
T669 /workspace/coverage/default/6.sram_ctrl_partial_access_b2b.1300359166 Jul 25 06:46:26 PM PDT 24 Jul 25 06:51:19 PM PDT 24 51345077342 ps
T17 /workspace/coverage/default/2.sram_ctrl_sec_cm.4096173533 Jul 25 06:45:48 PM PDT 24 Jul 25 06:45:52 PM PDT 24 345995196 ps
T670 /workspace/coverage/default/31.sram_ctrl_smoke.1309582728 Jul 25 06:50:25 PM PDT 24 Jul 25 06:50:32 PM PDT 24 1466387102 ps
T671 /workspace/coverage/default/25.sram_ctrl_regwen.1518274296 Jul 25 06:49:32 PM PDT 24 Jul 25 06:53:46 PM PDT 24 18190803715 ps
T672 /workspace/coverage/default/10.sram_ctrl_alert_test.843443937 Jul 25 06:47:16 PM PDT 24 Jul 25 06:47:16 PM PDT 24 92437896 ps
T673 /workspace/coverage/default/25.sram_ctrl_mem_walk.4242659323 Jul 25 06:49:30 PM PDT 24 Jul 25 06:52:04 PM PDT 24 2636811322 ps
T674 /workspace/coverage/default/24.sram_ctrl_mem_partial_access.1447178609 Jul 25 06:49:19 PM PDT 24 Jul 25 06:52:01 PM PDT 24 13926353998 ps
T675 /workspace/coverage/default/29.sram_ctrl_ram_cfg.3643358034 Jul 25 06:50:09 PM PDT 24 Jul 25 06:50:13 PM PDT 24 685449324 ps
T676 /workspace/coverage/default/7.sram_ctrl_bijection.773961551 Jul 25 06:46:37 PM PDT 24 Jul 25 06:57:41 PM PDT 24 12879583469 ps
T677 /workspace/coverage/default/35.sram_ctrl_multiple_keys.3569536777 Jul 25 06:50:59 PM PDT 24 Jul 25 07:07:11 PM PDT 24 13716855105 ps
T678 /workspace/coverage/default/26.sram_ctrl_stress_pipeline.3296310282 Jul 25 06:49:32 PM PDT 24 Jul 25 06:54:08 PM PDT 24 6477871190 ps
T679 /workspace/coverage/default/0.sram_ctrl_stress_all.2499598225 Jul 25 06:45:28 PM PDT 24 Jul 25 08:10:49 PM PDT 24 600915673848 ps
T680 /workspace/coverage/default/38.sram_ctrl_max_throughput.2404899751 Jul 25 06:51:45 PM PDT 24 Jul 25 06:52:05 PM PDT 24 2923272274 ps
T681 /workspace/coverage/default/12.sram_ctrl_stress_pipeline.3937671482 Jul 25 06:47:22 PM PDT 24 Jul 25 06:50:08 PM PDT 24 11927345145 ps
T682 /workspace/coverage/default/41.sram_ctrl_throughput_w_partial_write.1186745716 Jul 25 06:52:01 PM PDT 24 Jul 25 06:53:03 PM PDT 24 3371068685 ps
T683 /workspace/coverage/default/23.sram_ctrl_executable.863920775 Jul 25 06:49:12 PM PDT 24 Jul 25 07:05:04 PM PDT 24 72765079351 ps
T684 /workspace/coverage/default/44.sram_ctrl_stress_all_with_rand_reset.2214692306 Jul 25 06:52:37 PM PDT 24 Jul 25 06:53:10 PM PDT 24 5201382168 ps
T685 /workspace/coverage/default/41.sram_ctrl_access_during_key_req.1859497092 Jul 25 06:52:03 PM PDT 24 Jul 25 06:59:43 PM PDT 24 18304703961 ps
T686 /workspace/coverage/default/8.sram_ctrl_mem_partial_access.1168405422 Jul 25 06:46:58 PM PDT 24 Jul 25 06:48:15 PM PDT 24 6360278705 ps
T687 /workspace/coverage/default/44.sram_ctrl_stress_all.3430695898 Jul 25 06:52:37 PM PDT 24 Jul 25 08:55:46 PM PDT 24 219907027424 ps
T688 /workspace/coverage/default/41.sram_ctrl_partial_access_b2b.4008075062 Jul 25 06:52:00 PM PDT 24 Jul 25 06:58:16 PM PDT 24 52952533451 ps
T689 /workspace/coverage/default/34.sram_ctrl_mem_partial_access.3391441951 Jul 25 06:51:00 PM PDT 24 Jul 25 06:52:21 PM PDT 24 11132876033 ps
T690 /workspace/coverage/default/31.sram_ctrl_partial_access_b2b.4274569069 Jul 25 06:50:26 PM PDT 24 Jul 25 06:56:14 PM PDT 24 77987385956 ps
T691 /workspace/coverage/default/29.sram_ctrl_multiple_keys.81263855 Jul 25 06:50:02 PM PDT 24 Jul 25 07:03:14 PM PDT 24 46863005514 ps
T692 /workspace/coverage/default/8.sram_ctrl_lc_escalation.1780144992 Jul 25 06:46:54 PM PDT 24 Jul 25 06:47:55 PM PDT 24 10254678898 ps
T693 /workspace/coverage/default/46.sram_ctrl_partial_access.848249941 Jul 25 06:53:01 PM PDT 24 Jul 25 06:53:09 PM PDT 24 4208379619 ps
T694 /workspace/coverage/default/5.sram_ctrl_bijection.923574646 Jul 25 06:46:19 PM PDT 24 Jul 25 07:10:55 PM PDT 24 183587967602 ps
T695 /workspace/coverage/default/43.sram_ctrl_ram_cfg.2007115060 Jul 25 06:52:29 PM PDT 24 Jul 25 06:52:33 PM PDT 24 1550861989 ps
T696 /workspace/coverage/default/11.sram_ctrl_stress_pipeline.1228015299 Jul 25 06:47:14 PM PDT 24 Jul 25 06:51:43 PM PDT 24 4275627679 ps
T697 /workspace/coverage/default/39.sram_ctrl_max_throughput.9633907 Jul 25 06:51:46 PM PDT 24 Jul 25 06:51:54 PM PDT 24 2501634502 ps
T698 /workspace/coverage/default/22.sram_ctrl_mem_partial_access.565346391 Jul 25 06:49:01 PM PDT 24 Jul 25 06:50:06 PM PDT 24 1014223117 ps
T699 /workspace/coverage/default/16.sram_ctrl_partial_access_b2b.694220964 Jul 25 06:48:00 PM PDT 24 Jul 25 06:54:00 PM PDT 24 17611001214 ps
T700 /workspace/coverage/default/29.sram_ctrl_partial_access.708344293 Jul 25 06:50:01 PM PDT 24 Jul 25 06:51:05 PM PDT 24 2019633297 ps
T701 /workspace/coverage/default/16.sram_ctrl_stress_all.531630251 Jul 25 06:48:08 PM PDT 24 Jul 25 07:13:38 PM PDT 24 86533023915 ps
T702 /workspace/coverage/default/29.sram_ctrl_stress_pipeline.1845903755 Jul 25 06:50:02 PM PDT 24 Jul 25 06:54:03 PM PDT 24 3335385591 ps
T703 /workspace/coverage/default/3.sram_ctrl_access_during_key_req.267623319 Jul 25 06:46:00 PM PDT 24 Jul 25 06:53:20 PM PDT 24 7914741029 ps
T704 /workspace/coverage/default/36.sram_ctrl_regwen.2234093217 Jul 25 06:51:17 PM PDT 24 Jul 25 07:02:01 PM PDT 24 35346180153 ps
T705 /workspace/coverage/default/29.sram_ctrl_lc_escalation.2105929775 Jul 25 06:50:20 PM PDT 24 Jul 25 06:51:47 PM PDT 24 42720061945 ps
T706 /workspace/coverage/default/28.sram_ctrl_stress_pipeline.1964938494 Jul 25 06:49:53 PM PDT 24 Jul 25 06:54:03 PM PDT 24 4111266581 ps
T707 /workspace/coverage/default/12.sram_ctrl_stress_all_with_rand_reset.1982550251 Jul 25 06:47:28 PM PDT 24 Jul 25 06:47:59 PM PDT 24 4332412087 ps
T708 /workspace/coverage/default/15.sram_ctrl_stress_all.1703894557 Jul 25 06:48:02 PM PDT 24 Jul 25 08:00:44 PM PDT 24 148398318886 ps
T709 /workspace/coverage/default/40.sram_ctrl_smoke.2006775395 Jul 25 06:51:46 PM PDT 24 Jul 25 06:51:58 PM PDT 24 1031851554 ps
T710 /workspace/coverage/default/41.sram_ctrl_stress_pipeline.512510041 Jul 25 06:52:02 PM PDT 24 Jul 25 06:56:23 PM PDT 24 3802792226 ps
T711 /workspace/coverage/default/5.sram_ctrl_max_throughput.3772343106 Jul 25 06:46:22 PM PDT 24 Jul 25 06:48:29 PM PDT 24 924082054 ps
T712 /workspace/coverage/default/37.sram_ctrl_access_during_key_req.2656445442 Jul 25 06:51:33 PM PDT 24 Jul 25 07:22:01 PM PDT 24 145689683333 ps
T713 /workspace/coverage/default/46.sram_ctrl_multiple_keys.3516551840 Jul 25 06:52:54 PM PDT 24 Jul 25 07:07:44 PM PDT 24 80459022628 ps
T714 /workspace/coverage/default/27.sram_ctrl_partial_access_b2b.2410354274 Jul 25 06:49:51 PM PDT 24 Jul 25 06:59:34 PM PDT 24 42499853567 ps
T715 /workspace/coverage/default/46.sram_ctrl_stress_all_with_rand_reset.4263080352 Jul 25 06:53:13 PM PDT 24 Jul 25 06:53:29 PM PDT 24 1987549033 ps
T716 /workspace/coverage/default/8.sram_ctrl_stress_pipeline.3485587548 Jul 25 06:46:46 PM PDT 24 Jul 25 06:49:31 PM PDT 24 35057969191 ps
T717 /workspace/coverage/default/48.sram_ctrl_access_during_key_req.3179987719 Jul 25 06:53:23 PM PDT 24 Jul 25 07:09:47 PM PDT 24 39993202997 ps
T718 /workspace/coverage/default/21.sram_ctrl_multiple_keys.1920010456 Jul 25 06:48:43 PM PDT 24 Jul 25 07:09:27 PM PDT 24 10058971313 ps
T719 /workspace/coverage/default/39.sram_ctrl_access_during_key_req.298229071 Jul 25 06:51:47 PM PDT 24 Jul 25 07:03:50 PM PDT 24 9033598716 ps
T720 /workspace/coverage/default/42.sram_ctrl_regwen.3095844689 Jul 25 06:52:20 PM PDT 24 Jul 25 06:55:54 PM PDT 24 3827075390 ps
T721 /workspace/coverage/default/25.sram_ctrl_throughput_w_partial_write.2241270774 Jul 25 06:49:33 PM PDT 24 Jul 25 06:49:40 PM PDT 24 2807866944 ps
T722 /workspace/coverage/default/20.sram_ctrl_stress_all_with_rand_reset.681726596 Jul 25 06:48:41 PM PDT 24 Jul 25 06:48:52 PM PDT 24 955702858 ps
T723 /workspace/coverage/default/36.sram_ctrl_partial_access.444568909 Jul 25 06:51:14 PM PDT 24 Jul 25 06:51:23 PM PDT 24 1499011966 ps
T724 /workspace/coverage/default/34.sram_ctrl_alert_test.2561421367 Jul 25 06:50:58 PM PDT 24 Jul 25 06:50:59 PM PDT 24 22903934 ps
T725 /workspace/coverage/default/37.sram_ctrl_lc_escalation.1642159156 Jul 25 06:51:33 PM PDT 24 Jul 25 06:52:32 PM PDT 24 29913686257 ps
T726 /workspace/coverage/default/5.sram_ctrl_stress_all.3413074993 Jul 25 06:46:29 PM PDT 24 Jul 25 08:12:56 PM PDT 24 366120655691 ps
T727 /workspace/coverage/default/25.sram_ctrl_mem_partial_access.892301937 Jul 25 06:49:32 PM PDT 24 Jul 25 06:50:50 PM PDT 24 2537810089 ps
T728 /workspace/coverage/default/32.sram_ctrl_stress_all_with_rand_reset.1587543344 Jul 25 06:50:41 PM PDT 24 Jul 25 06:51:18 PM PDT 24 1128701174 ps
T729 /workspace/coverage/default/45.sram_ctrl_throughput_w_partial_write.13669455 Jul 25 06:52:45 PM PDT 24 Jul 25 06:55:04 PM PDT 24 3262327505 ps
T730 /workspace/coverage/default/26.sram_ctrl_partial_access_b2b.2091717484 Jul 25 06:49:38 PM PDT 24 Jul 25 06:54:16 PM PDT 24 12048367903 ps
T731 /workspace/coverage/default/20.sram_ctrl_executable.4052812164 Jul 25 06:48:41 PM PDT 24 Jul 25 07:01:19 PM PDT 24 39443828826 ps
T732 /workspace/coverage/default/0.sram_ctrl_mem_walk.612914460 Jul 25 06:45:28 PM PDT 24 Jul 25 06:49:52 PM PDT 24 16425197218 ps
T733 /workspace/coverage/default/2.sram_ctrl_mem_walk.4118715452 Jul 25 06:45:46 PM PDT 24 Jul 25 06:47:51 PM PDT 24 2017555421 ps
T734 /workspace/coverage/default/3.sram_ctrl_mem_partial_access.1711358339 Jul 25 06:46:11 PM PDT 24 Jul 25 06:48:50 PM PDT 24 5134249727 ps
T735 /workspace/coverage/default/2.sram_ctrl_mem_partial_access.3307348655 Jul 25 06:45:48 PM PDT 24 Jul 25 06:47:50 PM PDT 24 1634609179 ps
T736 /workspace/coverage/default/28.sram_ctrl_alert_test.3080462748 Jul 25 06:50:08 PM PDT 24 Jul 25 06:50:09 PM PDT 24 64079399 ps
T737 /workspace/coverage/default/49.sram_ctrl_regwen.3672743501 Jul 25 06:53:39 PM PDT 24 Jul 25 06:55:45 PM PDT 24 10187345002 ps
T738 /workspace/coverage/default/47.sram_ctrl_executable.3590237800 Jul 25 06:53:12 PM PDT 24 Jul 25 07:03:27 PM PDT 24 49020980611 ps
T739 /workspace/coverage/default/19.sram_ctrl_ram_cfg.3643013846 Jul 25 06:48:31 PM PDT 24 Jul 25 06:48:34 PM PDT 24 1408119162 ps
T740 /workspace/coverage/default/19.sram_ctrl_partial_access_b2b.906405462 Jul 25 06:48:27 PM PDT 24 Jul 25 06:53:17 PM PDT 24 19233721354 ps
T741 /workspace/coverage/default/1.sram_ctrl_lc_escalation.3964677594 Jul 25 06:45:34 PM PDT 24 Jul 25 06:45:46 PM PDT 24 1768481478 ps
T742 /workspace/coverage/default/30.sram_ctrl_executable.1734971346 Jul 25 06:50:18 PM PDT 24 Jul 25 07:13:10 PM PDT 24 111965067064 ps
T743 /workspace/coverage/default/32.sram_ctrl_partial_access.1131884017 Jul 25 06:50:34 PM PDT 24 Jul 25 06:52:19 PM PDT 24 7095278793 ps
T744 /workspace/coverage/default/11.sram_ctrl_throughput_w_partial_write.2786246155 Jul 25 06:47:13 PM PDT 24 Jul 25 06:48:16 PM PDT 24 804669439 ps
T745 /workspace/coverage/default/7.sram_ctrl_throughput_w_partial_write.2139986535 Jul 25 06:46:46 PM PDT 24 Jul 25 06:48:32 PM PDT 24 1613405232 ps
T746 /workspace/coverage/default/34.sram_ctrl_executable.3117295582 Jul 25 06:51:00 PM PDT 24 Jul 25 07:05:07 PM PDT 24 8998560431 ps
T747 /workspace/coverage/default/14.sram_ctrl_partial_access_b2b.948118010 Jul 25 06:47:46 PM PDT 24 Jul 25 06:55:27 PM PDT 24 82205129401 ps
T748 /workspace/coverage/default/30.sram_ctrl_mem_walk.1398397149 Jul 25 06:50:25 PM PDT 24 Jul 25 06:53:28 PM PDT 24 41398531827 ps
T749 /workspace/coverage/default/11.sram_ctrl_mem_partial_access.4218417790 Jul 25 06:47:20 PM PDT 24 Jul 25 06:48:38 PM PDT 24 2444590365 ps
T750 /workspace/coverage/default/3.sram_ctrl_executable.3518663188 Jul 25 06:46:11 PM PDT 24 Jul 25 06:56:21 PM PDT 24 21946428488 ps
T751 /workspace/coverage/default/45.sram_ctrl_alert_test.1678517766 Jul 25 06:52:51 PM PDT 24 Jul 25 06:52:52 PM PDT 24 20729702 ps
T752 /workspace/coverage/default/5.sram_ctrl_mem_walk.1579780644 Jul 25 06:46:24 PM PDT 24 Jul 25 06:48:53 PM PDT 24 5720883418 ps
T753 /workspace/coverage/default/49.sram_ctrl_bijection.85444601 Jul 25 06:53:32 PM PDT 24 Jul 25 07:29:40 PM PDT 24 30417956834 ps
T754 /workspace/coverage/default/47.sram_ctrl_alert_test.1653175393 Jul 25 06:53:22 PM PDT 24 Jul 25 06:53:23 PM PDT 24 22921426 ps
T755 /workspace/coverage/default/42.sram_ctrl_multiple_keys.2537870123 Jul 25 06:52:00 PM PDT 24 Jul 25 07:11:53 PM PDT 24 132458469436 ps
T756 /workspace/coverage/default/13.sram_ctrl_lc_escalation.4169260650 Jul 25 06:47:38 PM PDT 24 Jul 25 06:47:57 PM PDT 24 3355134539 ps
T757 /workspace/coverage/default/30.sram_ctrl_regwen.559818408 Jul 25 06:50:20 PM PDT 24 Jul 25 06:52:20 PM PDT 24 935659043 ps
T758 /workspace/coverage/default/36.sram_ctrl_smoke.1247711037 Jul 25 06:51:14 PM PDT 24 Jul 25 06:51:20 PM PDT 24 740409768 ps
T759 /workspace/coverage/default/48.sram_ctrl_ram_cfg.1828923915 Jul 25 06:53:23 PM PDT 24 Jul 25 06:53:27 PM PDT 24 361469181 ps
T760 /workspace/coverage/default/46.sram_ctrl_throughput_w_partial_write.144248369 Jul 25 06:53:02 PM PDT 24 Jul 25 06:53:56 PM PDT 24 852443690 ps
T761 /workspace/coverage/default/3.sram_ctrl_bijection.89006073 Jul 25 06:45:59 PM PDT 24 Jul 25 07:27:38 PM PDT 24 211670225943 ps
T762 /workspace/coverage/default/36.sram_ctrl_throughput_w_partial_write.499505831 Jul 25 06:51:17 PM PDT 24 Jul 25 06:51:24 PM PDT 24 711679372 ps
T763 /workspace/coverage/default/39.sram_ctrl_stress_pipeline.2618697804 Jul 25 06:51:46 PM PDT 24 Jul 25 06:57:11 PM PDT 24 8637313485 ps
T764 /workspace/coverage/default/32.sram_ctrl_alert_test.2189881223 Jul 25 06:50:42 PM PDT 24 Jul 25 06:50:43 PM PDT 24 27438029 ps
T765 /workspace/coverage/default/23.sram_ctrl_partial_access_b2b.1130819748 Jul 25 06:49:13 PM PDT 24 Jul 25 06:54:35 PM PDT 24 13733777963 ps
T766 /workspace/coverage/default/6.sram_ctrl_access_during_key_req.1819133971 Jul 25 06:46:29 PM PDT 24 Jul 25 07:01:29 PM PDT 24 14487620032 ps
T767 /workspace/coverage/default/7.sram_ctrl_lc_escalation.551348516 Jul 25 06:46:48 PM PDT 24 Jul 25 06:48:18 PM PDT 24 17021761531 ps
T768 /workspace/coverage/default/3.sram_ctrl_alert_test.2730703451 Jul 25 06:46:11 PM PDT 24 Jul 25 06:46:11 PM PDT 24 47505653 ps
T97 /workspace/coverage/default/26.sram_ctrl_mem_partial_access.1379200836 Jul 25 06:49:45 PM PDT 24 Jul 25 06:50:50 PM PDT 24 3827041802 ps
T769 /workspace/coverage/default/42.sram_ctrl_max_throughput.3539974003 Jul 25 06:52:05 PM PDT 24 Jul 25 06:54:17 PM PDT 24 3149618001 ps
T770 /workspace/coverage/default/32.sram_ctrl_max_throughput.3589102406 Jul 25 06:50:40 PM PDT 24 Jul 25 06:51:32 PM PDT 24 3024272933 ps
T771 /workspace/coverage/default/32.sram_ctrl_ram_cfg.3964065470 Jul 25 06:50:34 PM PDT 24 Jul 25 06:50:38 PM PDT 24 1400575112 ps
T772 /workspace/coverage/default/10.sram_ctrl_stress_all_with_rand_reset.3273804204 Jul 25 06:47:15 PM PDT 24 Jul 25 06:47:48 PM PDT 24 3336583568 ps
T773 /workspace/coverage/default/17.sram_ctrl_access_during_key_req.1572323796 Jul 25 06:48:09 PM PDT 24 Jul 25 06:57:00 PM PDT 24 152756524377 ps
T774 /workspace/coverage/default/45.sram_ctrl_stress_all_with_rand_reset.1740968596 Jul 25 06:52:53 PM PDT 24 Jul 25 06:55:05 PM PDT 24 5028053239 ps
T775 /workspace/coverage/default/38.sram_ctrl_stress_pipeline.3635551569 Jul 25 06:51:40 PM PDT 24 Jul 25 06:53:59 PM PDT 24 11027423193 ps
T776 /workspace/coverage/default/0.sram_ctrl_mem_partial_access.3520996365 Jul 25 06:45:28 PM PDT 24 Jul 25 06:46:42 PM PDT 24 2667273627 ps
T777 /workspace/coverage/default/1.sram_ctrl_stress_all.2265178428 Jul 25 06:45:42 PM PDT 24 Jul 25 07:42:48 PM PDT 24 140108287982 ps
T778 /workspace/coverage/default/38.sram_ctrl_throughput_w_partial_write.2961427720 Jul 25 06:51:41 PM PDT 24 Jul 25 06:51:48 PM PDT 24 1374372450 ps
T779 /workspace/coverage/default/14.sram_ctrl_partial_access.1006481779 Jul 25 06:47:47 PM PDT 24 Jul 25 06:48:20 PM PDT 24 3986719499 ps
T780 /workspace/coverage/default/28.sram_ctrl_stress_all_with_rand_reset.813032556 Jul 25 06:50:02 PM PDT 24 Jul 25 06:50:11 PM PDT 24 271273005 ps
T781 /workspace/coverage/default/42.sram_ctrl_stress_pipeline.1726359711 Jul 25 06:52:08 PM PDT 24 Jul 25 06:56:25 PM PDT 24 7347810054 ps
T782 /workspace/coverage/default/38.sram_ctrl_bijection.2558671521 Jul 25 06:51:39 PM PDT 24 Jul 25 07:29:50 PM PDT 24 100681680602 ps
T783 /workspace/coverage/default/47.sram_ctrl_regwen.1430901826 Jul 25 06:53:13 PM PDT 24 Jul 25 07:03:28 PM PDT 24 7067659984 ps
T784 /workspace/coverage/default/43.sram_ctrl_partial_access_b2b.3981451861 Jul 25 06:52:23 PM PDT 24 Jul 25 06:56:53 PM PDT 24 66800252182 ps
T785 /workspace/coverage/default/7.sram_ctrl_access_during_key_req.3582747396 Jul 25 06:46:48 PM PDT 24 Jul 25 06:57:03 PM PDT 24 43000905028 ps
T786 /workspace/coverage/default/13.sram_ctrl_executable.177800874 Jul 25 06:47:37 PM PDT 24 Jul 25 07:13:46 PM PDT 24 106979274145 ps
T787 /workspace/coverage/default/12.sram_ctrl_executable.3922648443 Jul 25 06:47:29 PM PDT 24 Jul 25 07:04:02 PM PDT 24 37227798675 ps
T788 /workspace/coverage/default/25.sram_ctrl_stress_all.36585512 Jul 25 06:49:29 PM PDT 24 Jul 25 08:48:10 PM PDT 24 171818262928 ps
T789 /workspace/coverage/default/5.sram_ctrl_ram_cfg.1023801781 Jul 25 06:46:20 PM PDT 24 Jul 25 06:46:23 PM PDT 24 365370965 ps
T790 /workspace/coverage/default/23.sram_ctrl_stress_pipeline.1077047659 Jul 25 06:49:11 PM PDT 24 Jul 25 06:52:50 PM PDT 24 6780808995 ps
T791 /workspace/coverage/default/9.sram_ctrl_partial_access_b2b.1701539484 Jul 25 06:46:55 PM PDT 24 Jul 25 06:49:35 PM PDT 24 6304923470 ps
T792 /workspace/coverage/default/4.sram_ctrl_alert_test.4076814132 Jul 25 06:46:19 PM PDT 24 Jul 25 06:46:20 PM PDT 24 38018567 ps
T793 /workspace/coverage/default/5.sram_ctrl_access_during_key_req.3385305317 Jul 25 06:46:21 PM PDT 24 Jul 25 07:07:31 PM PDT 24 11882121451 ps
T794 /workspace/coverage/default/4.sram_ctrl_executable.1944615152 Jul 25 06:46:11 PM PDT 24 Jul 25 06:57:14 PM PDT 24 37447663369 ps
T795 /workspace/coverage/default/22.sram_ctrl_stress_all_with_rand_reset.4011815894 Jul 25 06:49:02 PM PDT 24 Jul 25 06:49:30 PM PDT 24 830071274 ps
T796 /workspace/coverage/default/21.sram_ctrl_throughput_w_partial_write.910831443 Jul 25 06:48:54 PM PDT 24 Jul 25 06:50:29 PM PDT 24 3228575703 ps
0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%