Tests
dashboard | hierarchy | modlist | groups | tests | asserts
Total Coverage Summary 
SCORELINECONDTOGGLEFSMBRANCHASSERTGROUP
97.99 99.19 94.27 99.72 100.00 96.03 99.12 97.62


Total test records in report: 1033
tests.html | tests1.html | tests2.html | tests3.html | tests4.html | tests5.html | tests6.html | tests7.html | tests8.html | tests9.html | tests10.html | tests11.html | tests12.html | tests13.html | tests14.html | tests15.html | tests16.html | tests17.html | tests18.html | tests19.html | tests20.html | tests21.html

T546 /workspace/coverage/default/5.sram_ctrl_smoke.1887468647 Jul 28 06:52:03 PM PDT 24 Jul 28 06:52:10 PM PDT 24 705759327 ps
T547 /workspace/coverage/default/15.sram_ctrl_stress_pipeline.4039676749 Jul 28 06:54:13 PM PDT 24 Jul 28 06:57:29 PM PDT 24 3334142276 ps
T548 /workspace/coverage/default/29.sram_ctrl_throughput_w_partial_write.373758290 Jul 28 06:57:26 PM PDT 24 Jul 28 06:57:50 PM PDT 24 6501207623 ps
T549 /workspace/coverage/default/39.sram_ctrl_regwen.1448832000 Jul 28 06:59:44 PM PDT 24 Jul 28 07:12:35 PM PDT 24 3931444522 ps
T550 /workspace/coverage/default/29.sram_ctrl_bijection.2742152712 Jul 28 06:57:20 PM PDT 24 Jul 28 07:07:52 PM PDT 24 278459438762 ps
T551 /workspace/coverage/default/4.sram_ctrl_smoke.3146671692 Jul 28 06:51:45 PM PDT 24 Jul 28 06:53:32 PM PDT 24 4033692492 ps
T552 /workspace/coverage/default/17.sram_ctrl_stress_all_with_rand_reset.2776500450 Jul 28 06:54:51 PM PDT 24 Jul 28 06:59:48 PM PDT 24 2368293913 ps
T553 /workspace/coverage/default/37.sram_ctrl_mem_walk.1885378058 Jul 28 06:59:18 PM PDT 24 Jul 28 07:05:04 PM PDT 24 21106475519 ps
T554 /workspace/coverage/default/32.sram_ctrl_lc_escalation.4184418929 Jul 28 06:58:05 PM PDT 24 Jul 28 06:58:32 PM PDT 24 4341652503 ps
T555 /workspace/coverage/default/29.sram_ctrl_access_during_key_req.548916432 Jul 28 06:57:26 PM PDT 24 Jul 28 07:10:05 PM PDT 24 12686065804 ps
T556 /workspace/coverage/default/34.sram_ctrl_regwen.2158201145 Jul 28 06:58:40 PM PDT 24 Jul 28 07:24:50 PM PDT 24 45808550285 ps
T557 /workspace/coverage/default/9.sram_ctrl_max_throughput.4094844933 Jul 28 06:52:54 PM PDT 24 Jul 28 06:53:10 PM PDT 24 741482946 ps
T558 /workspace/coverage/default/31.sram_ctrl_multiple_keys.2551665162 Jul 28 06:57:52 PM PDT 24 Jul 28 07:15:06 PM PDT 24 18176774590 ps
T559 /workspace/coverage/default/22.sram_ctrl_partial_access_b2b.1038335715 Jul 28 06:55:46 PM PDT 24 Jul 28 07:00:39 PM PDT 24 58093287982 ps
T560 /workspace/coverage/default/33.sram_ctrl_ram_cfg.2056930057 Jul 28 06:58:18 PM PDT 24 Jul 28 06:58:22 PM PDT 24 690678021 ps
T561 /workspace/coverage/default/17.sram_ctrl_smoke.3869883667 Jul 28 06:54:41 PM PDT 24 Jul 28 06:55:00 PM PDT 24 2639900457 ps
T562 /workspace/coverage/default/43.sram_ctrl_stress_all_with_rand_reset.799711147 Jul 28 07:00:53 PM PDT 24 Jul 28 07:01:04 PM PDT 24 277617972 ps
T563 /workspace/coverage/default/8.sram_ctrl_alert_test.2667625096 Jul 28 06:52:52 PM PDT 24 Jul 28 06:52:52 PM PDT 24 13674265 ps
T564 /workspace/coverage/default/17.sram_ctrl_stress_pipeline.1363504639 Jul 28 06:54:40 PM PDT 24 Jul 28 07:00:49 PM PDT 24 22258451496 ps
T565 /workspace/coverage/default/15.sram_ctrl_access_during_key_req.3529581712 Jul 28 06:54:23 PM PDT 24 Jul 28 07:10:30 PM PDT 24 43531632706 ps
T566 /workspace/coverage/default/23.sram_ctrl_access_during_key_req.2952936507 Jul 28 06:56:01 PM PDT 24 Jul 28 07:16:14 PM PDT 24 59054683978 ps
T567 /workspace/coverage/default/39.sram_ctrl_access_during_key_req.285050484 Jul 28 06:59:47 PM PDT 24 Jul 28 07:07:32 PM PDT 24 43779517427 ps
T568 /workspace/coverage/default/24.sram_ctrl_stress_pipeline.3581936812 Jul 28 06:56:13 PM PDT 24 Jul 28 06:59:51 PM PDT 24 16608198164 ps
T569 /workspace/coverage/default/34.sram_ctrl_bijection.3426791988 Jul 28 06:58:26 PM PDT 24 Jul 28 07:11:22 PM PDT 24 87724932758 ps
T570 /workspace/coverage/default/44.sram_ctrl_alert_test.606546260 Jul 28 07:01:14 PM PDT 24 Jul 28 07:01:15 PM PDT 24 78563537 ps
T571 /workspace/coverage/default/14.sram_ctrl_mem_walk.1471238763 Jul 28 06:54:06 PM PDT 24 Jul 28 06:59:08 PM PDT 24 5419116259 ps
T572 /workspace/coverage/default/47.sram_ctrl_executable.561073872 Jul 28 07:01:51 PM PDT 24 Jul 28 07:18:42 PM PDT 24 20708409686 ps
T573 /workspace/coverage/default/46.sram_ctrl_max_throughput.82768604 Jul 28 07:01:32 PM PDT 24 Jul 28 07:03:58 PM PDT 24 1527412672 ps
T574 /workspace/coverage/default/11.sram_ctrl_smoke.54483181 Jul 28 06:53:12 PM PDT 24 Jul 28 06:53:19 PM PDT 24 422337804 ps
T575 /workspace/coverage/default/36.sram_ctrl_mem_walk.161443336 Jul 28 06:59:04 PM PDT 24 Jul 28 07:03:38 PM PDT 24 15766467179 ps
T576 /workspace/coverage/default/26.sram_ctrl_throughput_w_partial_write.976536002 Jul 28 06:56:42 PM PDT 24 Jul 28 06:58:46 PM PDT 24 786662360 ps
T577 /workspace/coverage/default/49.sram_ctrl_mem_walk.1688145726 Jul 28 07:02:29 PM PDT 24 Jul 28 07:07:40 PM PDT 24 14387370198 ps
T578 /workspace/coverage/default/26.sram_ctrl_stress_pipeline.2793020185 Jul 28 06:56:37 PM PDT 24 Jul 28 07:00:30 PM PDT 24 11772980355 ps
T579 /workspace/coverage/default/14.sram_ctrl_max_throughput.4069891385 Jul 28 06:53:58 PM PDT 24 Jul 28 06:55:23 PM PDT 24 6798701061 ps
T580 /workspace/coverage/default/32.sram_ctrl_access_during_key_req.1228386771 Jul 28 06:58:08 PM PDT 24 Jul 28 07:24:25 PM PDT 24 20604477622 ps
T581 /workspace/coverage/default/49.sram_ctrl_smoke.51778438 Jul 28 07:02:11 PM PDT 24 Jul 28 07:03:11 PM PDT 24 877296028 ps
T582 /workspace/coverage/default/30.sram_ctrl_alert_test.4149026357 Jul 28 06:57:47 PM PDT 24 Jul 28 06:57:48 PM PDT 24 42284046 ps
T583 /workspace/coverage/default/12.sram_ctrl_alert_test.206559212 Jul 28 06:53:39 PM PDT 24 Jul 28 06:53:39 PM PDT 24 13382027 ps
T584 /workspace/coverage/default/37.sram_ctrl_multiple_keys.1670735191 Jul 28 06:59:10 PM PDT 24 Jul 28 07:26:54 PM PDT 24 25271522737 ps
T585 /workspace/coverage/default/35.sram_ctrl_mem_walk.74398645 Jul 28 06:58:53 PM PDT 24 Jul 28 07:05:08 PM PDT 24 86312511231 ps
T586 /workspace/coverage/default/2.sram_ctrl_stress_all.914795693 Jul 28 06:51:25 PM PDT 24 Jul 28 09:19:16 PM PDT 24 679256857521 ps
T587 /workspace/coverage/default/44.sram_ctrl_stress_all_with_rand_reset.1430625563 Jul 28 07:01:15 PM PDT 24 Jul 28 07:01:53 PM PDT 24 16408618760 ps
T588 /workspace/coverage/default/49.sram_ctrl_stress_all.3031847202 Jul 28 07:02:26 PM PDT 24 Jul 28 07:36:33 PM PDT 24 131329215716 ps
T589 /workspace/coverage/default/33.sram_ctrl_mem_partial_access.1334886161 Jul 28 06:58:26 PM PDT 24 Jul 28 07:00:45 PM PDT 24 2450595905 ps
T590 /workspace/coverage/default/19.sram_ctrl_multiple_keys.279193161 Jul 28 06:55:02 PM PDT 24 Jul 28 06:57:14 PM PDT 24 3754880445 ps
T591 /workspace/coverage/default/32.sram_ctrl_ram_cfg.3989188429 Jul 28 06:58:06 PM PDT 24 Jul 28 06:58:10 PM PDT 24 682537241 ps
T592 /workspace/coverage/default/16.sram_ctrl_lc_escalation.1673935135 Jul 28 06:54:32 PM PDT 24 Jul 28 06:55:21 PM PDT 24 8063585819 ps
T593 /workspace/coverage/default/49.sram_ctrl_bijection.3772117557 Jul 28 07:02:10 PM PDT 24 Jul 28 07:38:44 PM PDT 24 383959889882 ps
T594 /workspace/coverage/default/4.sram_ctrl_bijection.1635327865 Jul 28 06:51:44 PM PDT 24 Jul 28 07:26:02 PM PDT 24 91167228107 ps
T595 /workspace/coverage/default/41.sram_ctrl_regwen.362448202 Jul 28 07:00:28 PM PDT 24 Jul 28 07:16:37 PM PDT 24 7419287407 ps
T596 /workspace/coverage/default/26.sram_ctrl_regwen.4072861844 Jul 28 06:56:42 PM PDT 24 Jul 28 06:59:13 PM PDT 24 8836423459 ps
T597 /workspace/coverage/default/38.sram_ctrl_stress_pipeline.4283308477 Jul 28 06:59:23 PM PDT 24 Jul 28 07:03:16 PM PDT 24 23972548228 ps
T598 /workspace/coverage/default/35.sram_ctrl_mem_partial_access.532111304 Jul 28 06:58:53 PM PDT 24 Jul 28 07:00:26 PM PDT 24 12789927091 ps
T599 /workspace/coverage/default/35.sram_ctrl_stress_pipeline.1248757197 Jul 28 06:58:44 PM PDT 24 Jul 28 07:02:21 PM PDT 24 7378745548 ps
T600 /workspace/coverage/default/10.sram_ctrl_multiple_keys.1961054706 Jul 28 06:53:05 PM PDT 24 Jul 28 07:10:35 PM PDT 24 44885730344 ps
T601 /workspace/coverage/default/28.sram_ctrl_smoke.565974254 Jul 28 06:57:03 PM PDT 24 Jul 28 06:58:34 PM PDT 24 1512423307 ps
T602 /workspace/coverage/default/29.sram_ctrl_partial_access.1510906859 Jul 28 06:57:27 PM PDT 24 Jul 28 06:57:31 PM PDT 24 696926398 ps
T603 /workspace/coverage/default/10.sram_ctrl_alert_test.4204048293 Jul 28 06:53:13 PM PDT 24 Jul 28 06:53:14 PM PDT 24 27894922 ps
T604 /workspace/coverage/default/49.sram_ctrl_mem_partial_access.1877184999 Jul 28 07:02:27 PM PDT 24 Jul 28 07:04:57 PM PDT 24 9774156835 ps
T605 /workspace/coverage/default/25.sram_ctrl_throughput_w_partial_write.1668031709 Jul 28 06:56:26 PM PDT 24 Jul 28 06:58:26 PM PDT 24 1631919590 ps
T606 /workspace/coverage/default/27.sram_ctrl_mem_partial_access.3024531813 Jul 28 06:57:04 PM PDT 24 Jul 28 06:58:19 PM PDT 24 5774195629 ps
T35 /workspace/coverage/default/0.sram_ctrl_sec_cm.2666764921 Jul 28 06:50:53 PM PDT 24 Jul 28 06:50:55 PM PDT 24 189412465 ps
T607 /workspace/coverage/default/45.sram_ctrl_partial_access_b2b.2532428873 Jul 28 07:01:25 PM PDT 24 Jul 28 07:07:15 PM PDT 24 25998949739 ps
T608 /workspace/coverage/default/29.sram_ctrl_smoke.2291740840 Jul 28 06:57:16 PM PDT 24 Jul 28 06:57:28 PM PDT 24 691256553 ps
T609 /workspace/coverage/default/30.sram_ctrl_executable.4219063019 Jul 28 06:57:49 PM PDT 24 Jul 28 07:05:37 PM PDT 24 4765882940 ps
T610 /workspace/coverage/default/19.sram_ctrl_mem_partial_access.21295501 Jul 28 06:55:09 PM PDT 24 Jul 28 06:56:44 PM PDT 24 2703913086 ps
T611 /workspace/coverage/default/6.sram_ctrl_regwen.2984158399 Jul 28 06:52:17 PM PDT 24 Jul 28 07:10:57 PM PDT 24 3024949786 ps
T612 /workspace/coverage/default/24.sram_ctrl_throughput_w_partial_write.2249550311 Jul 28 06:56:16 PM PDT 24 Jul 28 06:56:35 PM PDT 24 5872887111 ps
T613 /workspace/coverage/default/36.sram_ctrl_multiple_keys.1581952601 Jul 28 06:58:55 PM PDT 24 Jul 28 07:13:51 PM PDT 24 72337273168 ps
T614 /workspace/coverage/default/13.sram_ctrl_mem_walk.1482138136 Jul 28 06:53:51 PM PDT 24 Jul 28 06:58:05 PM PDT 24 4029504778 ps
T615 /workspace/coverage/default/20.sram_ctrl_stress_all.24480455 Jul 28 06:55:28 PM PDT 24 Jul 28 08:27:56 PM PDT 24 316604051211 ps
T616 /workspace/coverage/default/31.sram_ctrl_lc_escalation.1545350452 Jul 28 06:57:52 PM PDT 24 Jul 28 06:58:18 PM PDT 24 18025252718 ps
T617 /workspace/coverage/default/48.sram_ctrl_partial_access.3027804372 Jul 28 07:02:01 PM PDT 24 Jul 28 07:02:20 PM PDT 24 591087930 ps
T618 /workspace/coverage/default/4.sram_ctrl_ram_cfg.4052195863 Jul 28 06:51:55 PM PDT 24 Jul 28 06:51:58 PM PDT 24 1408767025 ps
T619 /workspace/coverage/default/41.sram_ctrl_partial_access.508710334 Jul 28 07:00:21 PM PDT 24 Jul 28 07:00:43 PM PDT 24 1205413148 ps
T620 /workspace/coverage/default/16.sram_ctrl_mem_partial_access.1034655416 Jul 28 06:54:35 PM PDT 24 Jul 28 06:55:49 PM PDT 24 2783865664 ps
T621 /workspace/coverage/default/13.sram_ctrl_ram_cfg.1129370206 Jul 28 06:53:44 PM PDT 24 Jul 28 06:53:47 PM PDT 24 344214432 ps
T622 /workspace/coverage/default/38.sram_ctrl_throughput_w_partial_write.766536445 Jul 28 06:59:27 PM PDT 24 Jul 28 07:01:25 PM PDT 24 3844143028 ps
T623 /workspace/coverage/default/7.sram_ctrl_partial_access.2245721093 Jul 28 06:52:28 PM PDT 24 Jul 28 06:52:48 PM PDT 24 628230035 ps
T624 /workspace/coverage/default/2.sram_ctrl_bijection.4114764186 Jul 28 06:51:18 PM PDT 24 Jul 28 07:04:33 PM PDT 24 42065287859 ps
T625 /workspace/coverage/default/16.sram_ctrl_access_during_key_req.4165742006 Jul 28 06:54:31 PM PDT 24 Jul 28 07:01:01 PM PDT 24 4683318983 ps
T626 /workspace/coverage/default/32.sram_ctrl_executable.3984804004 Jul 28 06:58:09 PM PDT 24 Jul 28 07:02:09 PM PDT 24 6734981874 ps
T627 /workspace/coverage/default/41.sram_ctrl_throughput_w_partial_write.1122820176 Jul 28 07:00:20 PM PDT 24 Jul 28 07:02:24 PM PDT 24 1618263570 ps
T628 /workspace/coverage/default/30.sram_ctrl_mem_partial_access.3912402653 Jul 28 06:57:48 PM PDT 24 Jul 28 07:00:32 PM PDT 24 18237806404 ps
T629 /workspace/coverage/default/44.sram_ctrl_throughput_w_partial_write.620900831 Jul 28 07:01:06 PM PDT 24 Jul 28 07:01:28 PM PDT 24 1448752909 ps
T630 /workspace/coverage/default/15.sram_ctrl_lc_escalation.701608178 Jul 28 06:54:23 PM PDT 24 Jul 28 06:55:04 PM PDT 24 25751018006 ps
T631 /workspace/coverage/default/28.sram_ctrl_bijection.2916087933 Jul 28 06:57:03 PM PDT 24 Jul 28 07:20:02 PM PDT 24 71932986108 ps
T632 /workspace/coverage/default/23.sram_ctrl_alert_test.3857184522 Jul 28 06:56:06 PM PDT 24 Jul 28 06:56:07 PM PDT 24 27007463 ps
T633 /workspace/coverage/default/11.sram_ctrl_max_throughput.2126509397 Jul 28 06:53:20 PM PDT 24 Jul 28 06:54:00 PM PDT 24 3025252474 ps
T634 /workspace/coverage/default/9.sram_ctrl_executable.2227332635 Jul 28 06:52:58 PM PDT 24 Jul 28 07:13:12 PM PDT 24 55575848268 ps
T635 /workspace/coverage/default/49.sram_ctrl_lc_escalation.212975659 Jul 28 07:02:16 PM PDT 24 Jul 28 07:03:19 PM PDT 24 10510992883 ps
T636 /workspace/coverage/default/11.sram_ctrl_alert_test.1261641370 Jul 28 06:53:25 PM PDT 24 Jul 28 06:53:26 PM PDT 24 14397219 ps
T637 /workspace/coverage/default/29.sram_ctrl_lc_escalation.2159839762 Jul 28 06:57:26 PM PDT 24 Jul 28 06:58:25 PM PDT 24 9594887518 ps
T638 /workspace/coverage/default/41.sram_ctrl_stress_all.1879943768 Jul 28 07:00:28 PM PDT 24 Jul 28 07:45:54 PM PDT 24 268411420847 ps
T639 /workspace/coverage/default/35.sram_ctrl_ram_cfg.2610353571 Jul 28 06:58:55 PM PDT 24 Jul 28 06:58:58 PM PDT 24 351321102 ps
T640 /workspace/coverage/default/34.sram_ctrl_alert_test.3969024150 Jul 28 06:58:39 PM PDT 24 Jul 28 06:58:40 PM PDT 24 20657471 ps
T641 /workspace/coverage/default/13.sram_ctrl_executable.456111243 Jul 28 06:53:46 PM PDT 24 Jul 28 07:11:14 PM PDT 24 24806585220 ps
T642 /workspace/coverage/default/45.sram_ctrl_alert_test.767694910 Jul 28 07:01:26 PM PDT 24 Jul 28 07:01:27 PM PDT 24 145753757 ps
T643 /workspace/coverage/default/18.sram_ctrl_alert_test.580870128 Jul 28 06:54:59 PM PDT 24 Jul 28 06:55:00 PM PDT 24 23059022 ps
T644 /workspace/coverage/default/34.sram_ctrl_stress_all.2792484458 Jul 28 06:58:40 PM PDT 24 Jul 28 08:47:14 PM PDT 24 75173113842 ps
T645 /workspace/coverage/default/16.sram_ctrl_multiple_keys.3517334410 Jul 28 06:54:25 PM PDT 24 Jul 28 07:06:27 PM PDT 24 60875613197 ps
T646 /workspace/coverage/default/39.sram_ctrl_partial_access.2087404982 Jul 28 06:59:38 PM PDT 24 Jul 28 07:00:49 PM PDT 24 3363491400 ps
T647 /workspace/coverage/default/20.sram_ctrl_regwen.1495018056 Jul 28 06:55:24 PM PDT 24 Jul 28 07:04:27 PM PDT 24 54327641436 ps
T648 /workspace/coverage/default/41.sram_ctrl_mem_partial_access.1655720972 Jul 28 07:00:29 PM PDT 24 Jul 28 07:03:15 PM PDT 24 20410401867 ps
T53 /workspace/coverage/default/12.sram_ctrl_stress_all_with_rand_reset.3613437851 Jul 28 06:53:39 PM PDT 24 Jul 28 06:54:14 PM PDT 24 5723047235 ps
T649 /workspace/coverage/default/17.sram_ctrl_throughput_w_partial_write.3148677561 Jul 28 06:54:42 PM PDT 24 Jul 28 06:55:46 PM PDT 24 773410200 ps
T650 /workspace/coverage/default/26.sram_ctrl_access_during_key_req.1089209551 Jul 28 06:56:41 PM PDT 24 Jul 28 07:12:24 PM PDT 24 25952270264 ps
T651 /workspace/coverage/default/27.sram_ctrl_max_throughput.1468710782 Jul 28 06:56:57 PM PDT 24 Jul 28 06:59:41 PM PDT 24 1539050547 ps
T652 /workspace/coverage/default/19.sram_ctrl_ram_cfg.3030165653 Jul 28 06:55:10 PM PDT 24 Jul 28 06:55:14 PM PDT 24 1408930942 ps
T653 /workspace/coverage/default/41.sram_ctrl_bijection.3986278340 Jul 28 07:00:14 PM PDT 24 Jul 28 07:37:13 PM PDT 24 135110501518 ps
T654 /workspace/coverage/default/34.sram_ctrl_mem_walk.92269824 Jul 28 06:58:40 PM PDT 24 Jul 28 07:01:21 PM PDT 24 7679933136 ps
T655 /workspace/coverage/default/29.sram_ctrl_executable.4170100410 Jul 28 06:57:26 PM PDT 24 Jul 28 07:08:03 PM PDT 24 27985415483 ps
T656 /workspace/coverage/default/42.sram_ctrl_stress_pipeline.1588694748 Jul 28 07:00:28 PM PDT 24 Jul 28 07:06:41 PM PDT 24 30480125198 ps
T657 /workspace/coverage/default/38.sram_ctrl_bijection.2141230208 Jul 28 06:59:25 PM PDT 24 Jul 28 07:09:13 PM PDT 24 36173375263 ps
T658 /workspace/coverage/default/21.sram_ctrl_partial_access.692580650 Jul 28 06:55:32 PM PDT 24 Jul 28 06:55:39 PM PDT 24 2912774809 ps
T659 /workspace/coverage/default/24.sram_ctrl_executable.3443469485 Jul 28 06:56:16 PM PDT 24 Jul 28 07:16:27 PM PDT 24 173780915962 ps
T660 /workspace/coverage/default/14.sram_ctrl_lc_escalation.572405888 Jul 28 06:53:59 PM PDT 24 Jul 28 06:54:57 PM PDT 24 8917385441 ps
T661 /workspace/coverage/default/48.sram_ctrl_stress_all.3518665939 Jul 28 07:02:07 PM PDT 24 Jul 28 07:29:05 PM PDT 24 152185685816 ps
T662 /workspace/coverage/default/4.sram_ctrl_multiple_keys.926599021 Jul 28 06:51:43 PM PDT 24 Jul 28 06:59:10 PM PDT 24 6603279659 ps
T663 /workspace/coverage/default/14.sram_ctrl_stress_all.4090560871 Jul 28 06:54:05 PM PDT 24 Jul 28 07:25:58 PM PDT 24 191987585332 ps
T664 /workspace/coverage/default/13.sram_ctrl_partial_access.1483866192 Jul 28 06:53:45 PM PDT 24 Jul 28 06:54:01 PM PDT 24 1661957691 ps
T665 /workspace/coverage/default/12.sram_ctrl_mem_partial_access.2843815842 Jul 28 06:53:36 PM PDT 24 Jul 28 06:56:04 PM PDT 24 20513979670 ps
T666 /workspace/coverage/default/29.sram_ctrl_stress_all.3280989725 Jul 28 06:57:32 PM PDT 24 Jul 28 08:24:51 PM PDT 24 611918971438 ps
T667 /workspace/coverage/default/21.sram_ctrl_alert_test.2067704043 Jul 28 06:55:41 PM PDT 24 Jul 28 06:55:42 PM PDT 24 17276207 ps
T668 /workspace/coverage/default/22.sram_ctrl_executable.369897156 Jul 28 06:55:52 PM PDT 24 Jul 28 07:10:36 PM PDT 24 32348252495 ps
T669 /workspace/coverage/default/3.sram_ctrl_regwen.4138669647 Jul 28 06:51:45 PM PDT 24 Jul 28 06:52:49 PM PDT 24 3911177211 ps
T670 /workspace/coverage/default/19.sram_ctrl_stress_all.3515112532 Jul 28 06:55:14 PM PDT 24 Jul 28 07:35:23 PM PDT 24 43615211618 ps
T671 /workspace/coverage/default/8.sram_ctrl_mem_partial_access.1662660898 Jul 28 06:52:45 PM PDT 24 Jul 28 06:54:08 PM PDT 24 17358623103 ps
T672 /workspace/coverage/default/30.sram_ctrl_bijection.4259116535 Jul 28 06:57:41 PM PDT 24 Jul 28 07:18:51 PM PDT 24 462195193526 ps
T673 /workspace/coverage/default/25.sram_ctrl_alert_test.84109605 Jul 28 06:56:37 PM PDT 24 Jul 28 06:56:38 PM PDT 24 55146309 ps
T674 /workspace/coverage/default/43.sram_ctrl_executable.3606591547 Jul 28 07:00:56 PM PDT 24 Jul 28 07:17:59 PM PDT 24 95918686793 ps
T675 /workspace/coverage/default/46.sram_ctrl_multiple_keys.1852102439 Jul 28 07:01:28 PM PDT 24 Jul 28 07:21:26 PM PDT 24 70397347952 ps
T676 /workspace/coverage/default/27.sram_ctrl_smoke.4245639100 Jul 28 06:56:56 PM PDT 24 Jul 28 06:57:15 PM PDT 24 6782091515 ps
T677 /workspace/coverage/default/22.sram_ctrl_alert_test.2307411866 Jul 28 06:55:57 PM PDT 24 Jul 28 06:55:58 PM PDT 24 120513258 ps
T678 /workspace/coverage/default/3.sram_ctrl_mem_partial_access.3307828898 Jul 28 06:51:40 PM PDT 24 Jul 28 06:54:06 PM PDT 24 5351306471 ps
T679 /workspace/coverage/default/24.sram_ctrl_smoke.1341871859 Jul 28 06:56:12 PM PDT 24 Jul 28 06:56:25 PM PDT 24 807009236 ps
T680 /workspace/coverage/default/29.sram_ctrl_stress_pipeline.2866827433 Jul 28 06:57:21 PM PDT 24 Jul 28 07:01:38 PM PDT 24 17084846452 ps
T681 /workspace/coverage/default/14.sram_ctrl_smoke.3431516346 Jul 28 06:53:54 PM PDT 24 Jul 28 06:56:01 PM PDT 24 824648844 ps
T682 /workspace/coverage/default/48.sram_ctrl_executable.3681628586 Jul 28 07:02:04 PM PDT 24 Jul 28 07:13:08 PM PDT 24 15986030827 ps
T683 /workspace/coverage/default/35.sram_ctrl_alert_test.2461829461 Jul 28 06:58:56 PM PDT 24 Jul 28 06:58:57 PM PDT 24 10848581 ps
T684 /workspace/coverage/default/48.sram_ctrl_mem_partial_access.2894976982 Jul 28 07:02:06 PM PDT 24 Jul 28 07:03:23 PM PDT 24 4497033312 ps
T685 /workspace/coverage/default/42.sram_ctrl_executable.2565162380 Jul 28 07:00:35 PM PDT 24 Jul 28 07:18:54 PM PDT 24 40922582938 ps
T686 /workspace/coverage/default/37.sram_ctrl_stress_pipeline.3430798428 Jul 28 06:59:09 PM PDT 24 Jul 28 07:02:10 PM PDT 24 38629918047 ps
T687 /workspace/coverage/default/3.sram_ctrl_lc_escalation.1314469968 Jul 28 06:51:34 PM PDT 24 Jul 28 06:52:28 PM PDT 24 19363180801 ps
T688 /workspace/coverage/default/18.sram_ctrl_max_throughput.3475838914 Jul 28 06:54:54 PM PDT 24 Jul 28 06:56:27 PM PDT 24 756168272 ps
T689 /workspace/coverage/default/2.sram_ctrl_executable.1966429205 Jul 28 06:51:26 PM PDT 24 Jul 28 06:58:07 PM PDT 24 5512699881 ps
T690 /workspace/coverage/default/34.sram_ctrl_throughput_w_partial_write.1889687042 Jul 28 06:58:33 PM PDT 24 Jul 28 06:59:33 PM PDT 24 754740555 ps
T691 /workspace/coverage/default/1.sram_ctrl_stress_all_with_rand_reset.194014074 Jul 28 06:51:11 PM PDT 24 Jul 28 06:51:48 PM PDT 24 1352734929 ps
T692 /workspace/coverage/default/35.sram_ctrl_lc_escalation.3840000657 Jul 28 06:58:46 PM PDT 24 Jul 28 06:59:06 PM PDT 24 3371304991 ps
T693 /workspace/coverage/default/26.sram_ctrl_stress_all_with_rand_reset.1419549121 Jul 28 06:56:46 PM PDT 24 Jul 28 06:57:02 PM PDT 24 3882096906 ps
T694 /workspace/coverage/default/9.sram_ctrl_lc_escalation.1193158219 Jul 28 06:52:58 PM PDT 24 Jul 28 06:54:10 PM PDT 24 38549624832 ps
T695 /workspace/coverage/default/15.sram_ctrl_regwen.1451956100 Jul 28 06:54:21 PM PDT 24 Jul 28 07:10:04 PM PDT 24 16957465590 ps
T696 /workspace/coverage/default/25.sram_ctrl_stress_all.2876738630 Jul 28 06:56:38 PM PDT 24 Jul 28 09:06:01 PM PDT 24 501173534445 ps
T697 /workspace/coverage/default/45.sram_ctrl_mem_walk.2738557196 Jul 28 07:01:29 PM PDT 24 Jul 28 07:06:36 PM PDT 24 24742226803 ps
T698 /workspace/coverage/default/22.sram_ctrl_regwen.2302665964 Jul 28 06:55:52 PM PDT 24 Jul 28 07:10:20 PM PDT 24 2033983431 ps
T699 /workspace/coverage/default/49.sram_ctrl_partial_access_b2b.2911204 Jul 28 07:02:17 PM PDT 24 Jul 28 07:08:49 PM PDT 24 32686968122 ps
T700 /workspace/coverage/default/14.sram_ctrl_stress_all_with_rand_reset.3318061389 Jul 28 06:54:04 PM PDT 24 Jul 28 06:55:00 PM PDT 24 1625184914 ps
T701 /workspace/coverage/default/35.sram_ctrl_regwen.251920074 Jul 28 06:58:56 PM PDT 24 Jul 28 07:03:39 PM PDT 24 18054774730 ps
T702 /workspace/coverage/default/24.sram_ctrl_multiple_keys.1046496521 Jul 28 06:56:12 PM PDT 24 Jul 28 07:15:02 PM PDT 24 44761825289 ps
T703 /workspace/coverage/default/0.sram_ctrl_alert_test.3026459812 Jul 28 06:50:52 PM PDT 24 Jul 28 06:50:53 PM PDT 24 34705377 ps
T704 /workspace/coverage/default/49.sram_ctrl_throughput_w_partial_write.3267711674 Jul 28 07:02:17 PM PDT 24 Jul 28 07:03:25 PM PDT 24 1454507593 ps
T705 /workspace/coverage/default/20.sram_ctrl_mem_walk.3104220666 Jul 28 06:55:26 PM PDT 24 Jul 28 06:58:03 PM PDT 24 7080866954 ps
T706 /workspace/coverage/default/49.sram_ctrl_alert_test.1114384876 Jul 28 07:02:26 PM PDT 24 Jul 28 07:02:27 PM PDT 24 40753270 ps
T707 /workspace/coverage/default/6.sram_ctrl_mem_walk.183626693 Jul 28 06:52:22 PM PDT 24 Jul 28 06:55:32 PM PDT 24 43164141721 ps
T708 /workspace/coverage/default/15.sram_ctrl_stress_all_with_rand_reset.3364184058 Jul 28 06:54:27 PM PDT 24 Jul 28 06:55:09 PM PDT 24 1164131105 ps
T709 /workspace/coverage/default/30.sram_ctrl_smoke.4021707803 Jul 28 06:57:41 PM PDT 24 Jul 28 06:57:57 PM PDT 24 4382284178 ps
T710 /workspace/coverage/default/32.sram_ctrl_mem_walk.365685384 Jul 28 06:58:06 PM PDT 24 Jul 28 07:00:45 PM PDT 24 14398216032 ps
T711 /workspace/coverage/default/28.sram_ctrl_stress_pipeline.1820338162 Jul 28 06:57:04 PM PDT 24 Jul 28 06:59:48 PM PDT 24 3417586520 ps
T712 /workspace/coverage/default/43.sram_ctrl_stress_all.1591552971 Jul 28 07:01:03 PM PDT 24 Jul 28 08:43:52 PM PDT 24 110132136158 ps
T713 /workspace/coverage/default/34.sram_ctrl_ram_cfg.1735902203 Jul 28 06:58:40 PM PDT 24 Jul 28 06:58:44 PM PDT 24 1344155060 ps
T714 /workspace/coverage/default/41.sram_ctrl_executable.3662276081 Jul 28 07:00:28 PM PDT 24 Jul 28 07:11:14 PM PDT 24 6392515858 ps
T715 /workspace/coverage/default/3.sram_ctrl_ram_cfg.3660659953 Jul 28 06:51:40 PM PDT 24 Jul 28 06:51:44 PM PDT 24 349777699 ps
T716 /workspace/coverage/default/19.sram_ctrl_partial_access_b2b.3822959756 Jul 28 06:55:05 PM PDT 24 Jul 28 06:59:35 PM PDT 24 13391235450 ps
T717 /workspace/coverage/default/48.sram_ctrl_lc_escalation.1687016501 Jul 28 07:02:01 PM PDT 24 Jul 28 07:03:12 PM PDT 24 22393593115 ps
T718 /workspace/coverage/default/47.sram_ctrl_stress_all.2990758800 Jul 28 07:01:55 PM PDT 24 Jul 28 08:31:48 PM PDT 24 860816802236 ps
T719 /workspace/coverage/default/14.sram_ctrl_regwen.1617197525 Jul 28 06:54:04 PM PDT 24 Jul 28 07:01:12 PM PDT 24 14790179943 ps
T720 /workspace/coverage/default/28.sram_ctrl_mem_walk.3968124670 Jul 28 06:57:15 PM PDT 24 Jul 28 06:59:52 PM PDT 24 6918284294 ps
T721 /workspace/coverage/default/26.sram_ctrl_executable.3740253378 Jul 28 06:56:44 PM PDT 24 Jul 28 07:10:03 PM PDT 24 196813792176 ps
T722 /workspace/coverage/default/23.sram_ctrl_executable.2753870257 Jul 28 06:56:06 PM PDT 24 Jul 28 07:03:30 PM PDT 24 4772812339 ps
T723 /workspace/coverage/default/14.sram_ctrl_ram_cfg.1874382977 Jul 28 06:54:05 PM PDT 24 Jul 28 06:54:08 PM PDT 24 403257599 ps
T724 /workspace/coverage/default/49.sram_ctrl_multiple_keys.863026931 Jul 28 07:02:11 PM PDT 24 Jul 28 07:09:49 PM PDT 24 50027851260 ps
T725 /workspace/coverage/default/47.sram_ctrl_throughput_w_partial_write.592592179 Jul 28 07:01:51 PM PDT 24 Jul 28 07:02:20 PM PDT 24 1713287986 ps
T726 /workspace/coverage/default/9.sram_ctrl_partial_access.1188809308 Jul 28 06:52:56 PM PDT 24 Jul 28 06:53:09 PM PDT 24 506158880 ps
T727 /workspace/coverage/default/47.sram_ctrl_smoke.2677464356 Jul 28 07:01:38 PM PDT 24 Jul 28 07:01:46 PM PDT 24 2589851681 ps
T728 /workspace/coverage/default/9.sram_ctrl_throughput_w_partial_write.3362490564 Jul 28 06:52:58 PM PDT 24 Jul 28 06:53:12 PM PDT 24 2904510576 ps
T729 /workspace/coverage/default/21.sram_ctrl_partial_access_b2b.3562727358 Jul 28 06:55:33 PM PDT 24 Jul 28 07:00:25 PM PDT 24 4909694316 ps
T730 /workspace/coverage/default/11.sram_ctrl_multiple_keys.4266677448 Jul 28 06:53:16 PM PDT 24 Jul 28 07:09:33 PM PDT 24 19108876757 ps
T731 /workspace/coverage/default/6.sram_ctrl_ram_cfg.514827170 Jul 28 06:52:17 PM PDT 24 Jul 28 06:52:20 PM PDT 24 360921390 ps
T732 /workspace/coverage/default/41.sram_ctrl_ram_cfg.1799057786 Jul 28 07:00:30 PM PDT 24 Jul 28 07:00:33 PM PDT 24 363841840 ps
T733 /workspace/coverage/default/23.sram_ctrl_multiple_keys.1359883761 Jul 28 06:55:56 PM PDT 24 Jul 28 07:00:19 PM PDT 24 15579438618 ps
T734 /workspace/coverage/default/2.sram_ctrl_partial_access_b2b.1674935928 Jul 28 06:51:16 PM PDT 24 Jul 28 06:57:06 PM PDT 24 18589180930 ps
T735 /workspace/coverage/default/20.sram_ctrl_throughput_w_partial_write.769990890 Jul 28 06:55:25 PM PDT 24 Jul 28 06:56:49 PM PDT 24 814130574 ps
T736 /workspace/coverage/default/3.sram_ctrl_mem_walk.1646540646 Jul 28 06:51:39 PM PDT 24 Jul 28 06:56:56 PM PDT 24 14122501005 ps
T737 /workspace/coverage/default/22.sram_ctrl_mem_partial_access.3258453911 Jul 28 06:55:53 PM PDT 24 Jul 28 06:57:09 PM PDT 24 4838723892 ps
T738 /workspace/coverage/default/46.sram_ctrl_partial_access.1589763900 Jul 28 07:01:30 PM PDT 24 Jul 28 07:01:55 PM PDT 24 3945803863 ps
T739 /workspace/coverage/default/39.sram_ctrl_mem_walk.3104021745 Jul 28 06:59:43 PM PDT 24 Jul 28 07:03:56 PM PDT 24 4065069459 ps
T740 /workspace/coverage/default/31.sram_ctrl_access_during_key_req.2826229605 Jul 28 06:57:53 PM PDT 24 Jul 28 07:17:44 PM PDT 24 16144728732 ps
T741 /workspace/coverage/default/25.sram_ctrl_max_throughput.1305060934 Jul 28 06:56:28 PM PDT 24 Jul 28 06:57:53 PM PDT 24 786664280 ps
T742 /workspace/coverage/default/3.sram_ctrl_multiple_keys.2285227911 Jul 28 06:51:30 PM PDT 24 Jul 28 06:55:16 PM PDT 24 13032480203 ps
T743 /workspace/coverage/default/1.sram_ctrl_partial_access_b2b.1155840453 Jul 28 06:51:02 PM PDT 24 Jul 28 06:55:54 PM PDT 24 37660013737 ps
T744 /workspace/coverage/default/26.sram_ctrl_max_throughput.4107257521 Jul 28 06:56:43 PM PDT 24 Jul 28 06:58:33 PM PDT 24 1535806018 ps
T745 /workspace/coverage/default/25.sram_ctrl_executable.4138793368 Jul 28 06:56:32 PM PDT 24 Jul 28 07:20:10 PM PDT 24 44261377807 ps
T746 /workspace/coverage/default/36.sram_ctrl_alert_test.226128336 Jul 28 06:59:19 PM PDT 24 Jul 28 06:59:20 PM PDT 24 43571079 ps
T747 /workspace/coverage/default/44.sram_ctrl_executable.630878776 Jul 28 07:01:09 PM PDT 24 Jul 28 07:09:59 PM PDT 24 14422859679 ps
T748 /workspace/coverage/default/0.sram_ctrl_mem_walk.3117044035 Jul 28 06:50:47 PM PDT 24 Jul 28 06:56:38 PM PDT 24 86139533212 ps
T749 /workspace/coverage/default/30.sram_ctrl_stress_all.4237741924 Jul 28 06:57:48 PM PDT 24 Jul 28 08:27:19 PM PDT 24 125015090120 ps
T750 /workspace/coverage/default/33.sram_ctrl_lc_escalation.1476094143 Jul 28 06:58:19 PM PDT 24 Jul 28 07:00:03 PM PDT 24 85604871477 ps
T751 /workspace/coverage/default/2.sram_ctrl_alert_test.3624841404 Jul 28 06:51:26 PM PDT 24 Jul 28 06:51:27 PM PDT 24 175081325 ps
T752 /workspace/coverage/default/37.sram_ctrl_stress_all.2401469359 Jul 28 06:59:26 PM PDT 24 Jul 28 07:54:04 PM PDT 24 110720829897 ps
T753 /workspace/coverage/default/26.sram_ctrl_smoke.1075911291 Jul 28 06:56:37 PM PDT 24 Jul 28 06:56:50 PM PDT 24 953105053 ps
T754 /workspace/coverage/default/16.sram_ctrl_bijection.2004545923 Jul 28 06:54:27 PM PDT 24 Jul 28 07:31:38 PM PDT 24 63511235825 ps
T755 /workspace/coverage/default/43.sram_ctrl_partial_access_b2b.3405456831 Jul 28 07:00:48 PM PDT 24 Jul 28 07:07:16 PM PDT 24 42363235834 ps
T756 /workspace/coverage/default/29.sram_ctrl_ram_cfg.1479365003 Jul 28 06:57:26 PM PDT 24 Jul 28 06:57:30 PM PDT 24 1410122135 ps
T757 /workspace/coverage/default/34.sram_ctrl_smoke.485218759 Jul 28 06:58:24 PM PDT 24 Jul 28 07:00:15 PM PDT 24 972279374 ps
T758 /workspace/coverage/default/36.sram_ctrl_access_during_key_req.3230250790 Jul 28 06:59:00 PM PDT 24 Jul 28 07:13:07 PM PDT 24 18644185978 ps
T759 /workspace/coverage/default/14.sram_ctrl_access_during_key_req.542684853 Jul 28 06:54:04 PM PDT 24 Jul 28 06:55:20 PM PDT 24 4422498644 ps
T760 /workspace/coverage/default/12.sram_ctrl_stress_pipeline.3949409145 Jul 28 06:53:30 PM PDT 24 Jul 28 06:57:48 PM PDT 24 10451968649 ps
T761 /workspace/coverage/default/39.sram_ctrl_mem_partial_access.1942041599 Jul 28 06:59:45 PM PDT 24 Jul 28 07:00:58 PM PDT 24 1412270013 ps
T762 /workspace/coverage/default/41.sram_ctrl_stress_all_with_rand_reset.2041324292 Jul 28 07:00:28 PM PDT 24 Jul 28 07:04:45 PM PDT 24 2425240438 ps
T763 /workspace/coverage/default/46.sram_ctrl_mem_walk.3215864113 Jul 28 07:01:38 PM PDT 24 Jul 28 07:07:02 PM PDT 24 14576317576 ps
T764 /workspace/coverage/default/43.sram_ctrl_mem_walk.928724159 Jul 28 07:00:54 PM PDT 24 Jul 28 07:03:38 PM PDT 24 10567388660 ps
T765 /workspace/coverage/default/26.sram_ctrl_stress_all.137936859 Jul 28 06:56:52 PM PDT 24 Jul 28 08:22:12 PM PDT 24 204139194682 ps
T766 /workspace/coverage/default/34.sram_ctrl_stress_pipeline.4135127377 Jul 28 06:58:26 PM PDT 24 Jul 28 07:02:20 PM PDT 24 6229739838 ps
T767 /workspace/coverage/default/33.sram_ctrl_stress_all.2144444716 Jul 28 06:58:27 PM PDT 24 Jul 28 08:09:27 PM PDT 24 178689805098 ps
T768 /workspace/coverage/default/0.sram_ctrl_stress_all.2394242217 Jul 28 06:50:52 PM PDT 24 Jul 28 07:39:19 PM PDT 24 40422243746 ps
T769 /workspace/coverage/default/49.sram_ctrl_max_throughput.1807820560 Jul 28 07:02:17 PM PDT 24 Jul 28 07:04:05 PM PDT 24 779311188 ps
T770 /workspace/coverage/default/14.sram_ctrl_multiple_keys.3196996838 Jul 28 06:53:54 PM PDT 24 Jul 28 07:13:34 PM PDT 24 9255506650 ps
T771 /workspace/coverage/default/29.sram_ctrl_mem_partial_access.1463820465 Jul 28 06:57:32 PM PDT 24 Jul 28 06:58:51 PM PDT 24 15472651244 ps
T772 /workspace/coverage/default/25.sram_ctrl_lc_escalation.1777702478 Jul 28 06:56:33 PM PDT 24 Jul 28 06:57:39 PM PDT 24 21553924572 ps
T773 /workspace/coverage/default/46.sram_ctrl_alert_test.760569120 Jul 28 07:01:38 PM PDT 24 Jul 28 07:01:39 PM PDT 24 36811198 ps
T774 /workspace/coverage/default/31.sram_ctrl_stress_all.2588095444 Jul 28 06:58:02 PM PDT 24 Jul 28 08:24:22 PM PDT 24 206312003899 ps
T775 /workspace/coverage/default/48.sram_ctrl_max_throughput.4013965400 Jul 28 07:01:59 PM PDT 24 Jul 28 07:04:28 PM PDT 24 10901953624 ps
T776 /workspace/coverage/default/28.sram_ctrl_regwen.2521613409 Jul 28 06:57:12 PM PDT 24 Jul 28 06:57:43 PM PDT 24 14894658933 ps
T777 /workspace/coverage/default/32.sram_ctrl_stress_all_with_rand_reset.3621814580 Jul 28 06:58:08 PM PDT 24 Jul 28 06:58:17 PM PDT 24 275115609 ps
T778 /workspace/coverage/default/1.sram_ctrl_max_throughput.344727818 Jul 28 06:51:02 PM PDT 24 Jul 28 06:51:17 PM PDT 24 1413508977 ps
T779 /workspace/coverage/default/30.sram_ctrl_partial_access_b2b.1874280469 Jul 28 06:57:40 PM PDT 24 Jul 28 07:02:36 PM PDT 24 14075141659 ps
T780 /workspace/coverage/default/38.sram_ctrl_stress_all.3715851428 Jul 28 06:59:30 PM PDT 24 Jul 28 07:42:06 PM PDT 24 238771160781 ps
T781 /workspace/coverage/default/11.sram_ctrl_mem_walk.3944554374 Jul 28 06:53:25 PM PDT 24 Jul 28 06:59:49 PM PDT 24 82657270150 ps
T782 /workspace/coverage/default/28.sram_ctrl_ram_cfg.3947142661 Jul 28 06:57:12 PM PDT 24 Jul 28 06:57:16 PM PDT 24 1353344675 ps
T783 /workspace/coverage/default/45.sram_ctrl_ram_cfg.3062039608 Jul 28 07:01:24 PM PDT 24 Jul 28 07:01:28 PM PDT 24 669317750 ps
T784 /workspace/coverage/default/13.sram_ctrl_alert_test.4146177694 Jul 28 06:53:54 PM PDT 24 Jul 28 06:53:55 PM PDT 24 19248974 ps
T785 /workspace/coverage/default/48.sram_ctrl_smoke.4259425527 Jul 28 07:01:57 PM PDT 24 Jul 28 07:02:05 PM PDT 24 1505430673 ps
T786 /workspace/coverage/default/3.sram_ctrl_stress_pipeline.349731377 Jul 28 06:51:29 PM PDT 24 Jul 28 06:54:33 PM PDT 24 10509532233 ps
T787 /workspace/coverage/default/47.sram_ctrl_access_during_key_req.2746349870 Jul 28 07:01:50 PM PDT 24 Jul 28 07:13:01 PM PDT 24 31209666464 ps
T788 /workspace/coverage/default/22.sram_ctrl_max_throughput.1261576474 Jul 28 06:55:47 PM PDT 24 Jul 28 06:57:25 PM PDT 24 754250463 ps
T789 /workspace/coverage/default/9.sram_ctrl_ram_cfg.2507886210 Jul 28 06:53:00 PM PDT 24 Jul 28 06:53:03 PM PDT 24 354299252 ps
T790 /workspace/coverage/default/35.sram_ctrl_access_during_key_req.4037657152 Jul 28 06:58:47 PM PDT 24 Jul 28 07:22:48 PM PDT 24 54640659938 ps
T791 /workspace/coverage/default/10.sram_ctrl_bijection.2015151295 Jul 28 06:53:02 PM PDT 24 Jul 28 07:10:01 PM PDT 24 216044783162 ps
T792 /workspace/coverage/default/27.sram_ctrl_lc_escalation.55659764 Jul 28 06:56:59 PM PDT 24 Jul 28 06:57:05 PM PDT 24 1332736208 ps
T793 /workspace/coverage/default/10.sram_ctrl_stress_pipeline.3449595944 Jul 28 06:53:08 PM PDT 24 Jul 28 06:58:22 PM PDT 24 5103082836 ps
0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%