Name |
/workspace/coverage/cover_reg_top/0.sram_ctrl_csr_bit_bash.2186486017 |
/workspace/coverage/cover_reg_top/0.sram_ctrl_csr_hw_reset.3365438202 |
/workspace/coverage/cover_reg_top/0.sram_ctrl_csr_mem_rw_with_rand_reset.1036611246 |
/workspace/coverage/cover_reg_top/0.sram_ctrl_csr_rw.2319997068 |
/workspace/coverage/cover_reg_top/0.sram_ctrl_same_csr_outstanding.383314572 |
/workspace/coverage/cover_reg_top/0.sram_ctrl_tl_errors.3316253545 |
/workspace/coverage/cover_reg_top/0.sram_ctrl_tl_intg_err.1841565445 |
/workspace/coverage/cover_reg_top/1.sram_ctrl_csr_aliasing.3019699398 |
/workspace/coverage/cover_reg_top/1.sram_ctrl_csr_bit_bash.1175692840 |
/workspace/coverage/cover_reg_top/1.sram_ctrl_csr_hw_reset.263359627 |
/workspace/coverage/cover_reg_top/1.sram_ctrl_csr_mem_rw_with_rand_reset.1972994539 |
/workspace/coverage/cover_reg_top/1.sram_ctrl_csr_rw.4123281052 |
/workspace/coverage/cover_reg_top/1.sram_ctrl_same_csr_outstanding.1488070995 |
/workspace/coverage/cover_reg_top/1.sram_ctrl_tl_errors.2781339463 |
/workspace/coverage/cover_reg_top/10.sram_ctrl_csr_mem_rw_with_rand_reset.1163304583 |
/workspace/coverage/cover_reg_top/10.sram_ctrl_csr_rw.114066282 |
/workspace/coverage/cover_reg_top/10.sram_ctrl_same_csr_outstanding.3218370866 |
/workspace/coverage/cover_reg_top/10.sram_ctrl_tl_errors.2932527996 |
/workspace/coverage/cover_reg_top/10.sram_ctrl_tl_intg_err.987088238 |
/workspace/coverage/cover_reg_top/11.sram_ctrl_csr_mem_rw_with_rand_reset.1815512036 |
/workspace/coverage/cover_reg_top/11.sram_ctrl_csr_rw.2082314772 |
/workspace/coverage/cover_reg_top/11.sram_ctrl_same_csr_outstanding.1233431987 |
/workspace/coverage/cover_reg_top/11.sram_ctrl_tl_errors.551345883 |
/workspace/coverage/cover_reg_top/11.sram_ctrl_tl_intg_err.1841620858 |
/workspace/coverage/cover_reg_top/12.sram_ctrl_csr_mem_rw_with_rand_reset.1405730511 |
/workspace/coverage/cover_reg_top/12.sram_ctrl_csr_rw.3704562853 |
/workspace/coverage/cover_reg_top/12.sram_ctrl_same_csr_outstanding.2689521398 |
/workspace/coverage/cover_reg_top/12.sram_ctrl_tl_errors.815672162 |
/workspace/coverage/cover_reg_top/12.sram_ctrl_tl_intg_err.497538323 |
/workspace/coverage/cover_reg_top/13.sram_ctrl_csr_mem_rw_with_rand_reset.2105149580 |
/workspace/coverage/cover_reg_top/13.sram_ctrl_csr_rw.1325736688 |
/workspace/coverage/cover_reg_top/13.sram_ctrl_same_csr_outstanding.2511967919 |
/workspace/coverage/cover_reg_top/13.sram_ctrl_tl_errors.1330632441 |
/workspace/coverage/cover_reg_top/13.sram_ctrl_tl_intg_err.1718792509 |
/workspace/coverage/cover_reg_top/14.sram_ctrl_csr_mem_rw_with_rand_reset.1243048826 |
/workspace/coverage/cover_reg_top/14.sram_ctrl_csr_rw.1482637841 |
/workspace/coverage/cover_reg_top/14.sram_ctrl_same_csr_outstanding.1671437079 |
/workspace/coverage/cover_reg_top/14.sram_ctrl_tl_errors.2933167151 |
/workspace/coverage/cover_reg_top/14.sram_ctrl_tl_intg_err.309611295 |
/workspace/coverage/cover_reg_top/15.sram_ctrl_csr_mem_rw_with_rand_reset.3567585814 |
/workspace/coverage/cover_reg_top/15.sram_ctrl_csr_rw.3309360300 |
/workspace/coverage/cover_reg_top/15.sram_ctrl_same_csr_outstanding.1931493045 |
/workspace/coverage/cover_reg_top/15.sram_ctrl_tl_errors.4075300169 |
/workspace/coverage/cover_reg_top/15.sram_ctrl_tl_intg_err.3735498569 |
/workspace/coverage/cover_reg_top/16.sram_ctrl_csr_mem_rw_with_rand_reset.3937077198 |
/workspace/coverage/cover_reg_top/16.sram_ctrl_csr_rw.1503456278 |
/workspace/coverage/cover_reg_top/16.sram_ctrl_same_csr_outstanding.248149650 |
/workspace/coverage/cover_reg_top/16.sram_ctrl_tl_errors.600681425 |
/workspace/coverage/cover_reg_top/17.sram_ctrl_csr_mem_rw_with_rand_reset.1673858224 |
/workspace/coverage/cover_reg_top/17.sram_ctrl_same_csr_outstanding.1751790123 |
/workspace/coverage/cover_reg_top/17.sram_ctrl_tl_errors.195368587 |
/workspace/coverage/cover_reg_top/18.sram_ctrl_csr_mem_rw_with_rand_reset.3820558114 |
/workspace/coverage/cover_reg_top/18.sram_ctrl_csr_rw.1850476067 |
/workspace/coverage/cover_reg_top/18.sram_ctrl_same_csr_outstanding.3203655362 |
/workspace/coverage/cover_reg_top/18.sram_ctrl_tl_errors.1151402475 |
/workspace/coverage/cover_reg_top/18.sram_ctrl_tl_intg_err.32192992 |
/workspace/coverage/cover_reg_top/19.sram_ctrl_csr_mem_rw_with_rand_reset.2083136848 |
/workspace/coverage/cover_reg_top/19.sram_ctrl_csr_rw.1136109559 |
/workspace/coverage/cover_reg_top/19.sram_ctrl_same_csr_outstanding.146037485 |
/workspace/coverage/cover_reg_top/19.sram_ctrl_tl_errors.940806676 |
/workspace/coverage/cover_reg_top/19.sram_ctrl_tl_intg_err.2169972770 |
/workspace/coverage/cover_reg_top/2.sram_ctrl_csr_aliasing.1154237684 |
/workspace/coverage/cover_reg_top/2.sram_ctrl_csr_hw_reset.69893145 |
/workspace/coverage/cover_reg_top/2.sram_ctrl_csr_mem_rw_with_rand_reset.3266517741 |
/workspace/coverage/cover_reg_top/2.sram_ctrl_csr_rw.758105262 |
/workspace/coverage/cover_reg_top/2.sram_ctrl_same_csr_outstanding.714628500 |
/workspace/coverage/cover_reg_top/2.sram_ctrl_tl_errors.2665656951 |
/workspace/coverage/cover_reg_top/2.sram_ctrl_tl_intg_err.1165780479 |
/workspace/coverage/cover_reg_top/3.sram_ctrl_csr_aliasing.1374176650 |
/workspace/coverage/cover_reg_top/3.sram_ctrl_csr_bit_bash.1205437879 |
/workspace/coverage/cover_reg_top/3.sram_ctrl_csr_hw_reset.2038647621 |
/workspace/coverage/cover_reg_top/3.sram_ctrl_csr_mem_rw_with_rand_reset.3666856047 |
/workspace/coverage/cover_reg_top/3.sram_ctrl_csr_rw.2731434997 |
/workspace/coverage/cover_reg_top/3.sram_ctrl_same_csr_outstanding.853329823 |
/workspace/coverage/cover_reg_top/3.sram_ctrl_tl_errors.1491185164 |
/workspace/coverage/cover_reg_top/4.sram_ctrl_csr_aliasing.116629561 |
/workspace/coverage/cover_reg_top/4.sram_ctrl_csr_bit_bash.3115987111 |
/workspace/coverage/cover_reg_top/4.sram_ctrl_csr_hw_reset.3375101081 |
/workspace/coverage/cover_reg_top/4.sram_ctrl_csr_mem_rw_with_rand_reset.1910735482 |
/workspace/coverage/cover_reg_top/4.sram_ctrl_csr_rw.3410341181 |
/workspace/coverage/cover_reg_top/4.sram_ctrl_same_csr_outstanding.3039251136 |
/workspace/coverage/cover_reg_top/4.sram_ctrl_tl_errors.4059300523 |
/workspace/coverage/cover_reg_top/4.sram_ctrl_tl_intg_err.1664238310 |
/workspace/coverage/cover_reg_top/5.sram_ctrl_csr_mem_rw_with_rand_reset.1046805507 |
/workspace/coverage/cover_reg_top/5.sram_ctrl_csr_rw.3210995347 |
/workspace/coverage/cover_reg_top/5.sram_ctrl_same_csr_outstanding.3398272933 |
/workspace/coverage/cover_reg_top/5.sram_ctrl_tl_errors.1693374456 |
/workspace/coverage/cover_reg_top/6.sram_ctrl_csr_mem_rw_with_rand_reset.3229450237 |
/workspace/coverage/cover_reg_top/6.sram_ctrl_csr_rw.361167312 |
/workspace/coverage/cover_reg_top/6.sram_ctrl_same_csr_outstanding.3947187848 |
/workspace/coverage/cover_reg_top/6.sram_ctrl_tl_errors.797495934 |
/workspace/coverage/cover_reg_top/6.sram_ctrl_tl_intg_err.127913048 |
/workspace/coverage/cover_reg_top/7.sram_ctrl_csr_mem_rw_with_rand_reset.2810667697 |
/workspace/coverage/cover_reg_top/7.sram_ctrl_csr_rw.1112792730 |
/workspace/coverage/cover_reg_top/7.sram_ctrl_same_csr_outstanding.2927628472 |
/workspace/coverage/cover_reg_top/7.sram_ctrl_tl_errors.51592147 |
/workspace/coverage/cover_reg_top/7.sram_ctrl_tl_intg_err.1045780205 |
/workspace/coverage/cover_reg_top/8.sram_ctrl_csr_mem_rw_with_rand_reset.646132160 |
/workspace/coverage/cover_reg_top/8.sram_ctrl_csr_rw.2537061783 |
/workspace/coverage/cover_reg_top/8.sram_ctrl_same_csr_outstanding.94826355 |
/workspace/coverage/cover_reg_top/8.sram_ctrl_tl_errors.2004964825 |
/workspace/coverage/cover_reg_top/8.sram_ctrl_tl_intg_err.2512360677 |
/workspace/coverage/cover_reg_top/9.sram_ctrl_csr_mem_rw_with_rand_reset.1393103375 |
/workspace/coverage/cover_reg_top/9.sram_ctrl_csr_rw.58634238 |
/workspace/coverage/cover_reg_top/9.sram_ctrl_same_csr_outstanding.305971193 |
/workspace/coverage/cover_reg_top/9.sram_ctrl_tl_errors.2038103641 |
/workspace/coverage/cover_reg_top/9.sram_ctrl_tl_intg_err.1840762374 |
/workspace/coverage/default/0.sram_ctrl_access_during_key_req.1389722394 |
/workspace/coverage/default/0.sram_ctrl_alert_test.2557284670 |
/workspace/coverage/default/0.sram_ctrl_bijection.1739570656 |
/workspace/coverage/default/0.sram_ctrl_executable.2110825073 |
/workspace/coverage/default/0.sram_ctrl_lc_escalation.2069739653 |
/workspace/coverage/default/0.sram_ctrl_max_throughput.2730849667 |
/workspace/coverage/default/0.sram_ctrl_mem_partial_access.333168775 |
/workspace/coverage/default/0.sram_ctrl_mem_walk.3627181164 |
/workspace/coverage/default/0.sram_ctrl_multiple_keys.1432968223 |
/workspace/coverage/default/0.sram_ctrl_partial_access.874234693 |
/workspace/coverage/default/0.sram_ctrl_partial_access_b2b.4200901034 |
/workspace/coverage/default/0.sram_ctrl_ram_cfg.1775162160 |
/workspace/coverage/default/0.sram_ctrl_regwen.241810308 |
/workspace/coverage/default/0.sram_ctrl_sec_cm.4171707362 |
/workspace/coverage/default/0.sram_ctrl_smoke.1933155570 |
/workspace/coverage/default/0.sram_ctrl_stress_all_with_rand_reset.3436753123 |
/workspace/coverage/default/0.sram_ctrl_stress_pipeline.3581615755 |
/workspace/coverage/default/0.sram_ctrl_throughput_w_partial_write.1138490904 |
/workspace/coverage/default/1.sram_ctrl_access_during_key_req.952033674 |
/workspace/coverage/default/1.sram_ctrl_bijection.651223215 |
/workspace/coverage/default/1.sram_ctrl_executable.2063740340 |
/workspace/coverage/default/1.sram_ctrl_lc_escalation.3714552396 |
/workspace/coverage/default/1.sram_ctrl_max_throughput.4038169715 |
/workspace/coverage/default/1.sram_ctrl_mem_partial_access.510385445 |
/workspace/coverage/default/1.sram_ctrl_mem_walk.3006719483 |
/workspace/coverage/default/1.sram_ctrl_multiple_keys.1521576716 |
/workspace/coverage/default/1.sram_ctrl_partial_access.3110522328 |
/workspace/coverage/default/1.sram_ctrl_partial_access_b2b.10838237 |
/workspace/coverage/default/1.sram_ctrl_ram_cfg.3129626532 |
/workspace/coverage/default/1.sram_ctrl_regwen.175772471 |
/workspace/coverage/default/1.sram_ctrl_smoke.3963844575 |
/workspace/coverage/default/1.sram_ctrl_stress_all.137855186 |
/workspace/coverage/default/1.sram_ctrl_stress_all_with_rand_reset.2464330998 |
/workspace/coverage/default/1.sram_ctrl_stress_pipeline.3212151852 |
/workspace/coverage/default/1.sram_ctrl_throughput_w_partial_write.3216604686 |
/workspace/coverage/default/10.sram_ctrl_access_during_key_req.2389162907 |
/workspace/coverage/default/10.sram_ctrl_bijection.3922795698 |
/workspace/coverage/default/10.sram_ctrl_executable.1171056137 |
/workspace/coverage/default/10.sram_ctrl_lc_escalation.2341524111 |
/workspace/coverage/default/10.sram_ctrl_max_throughput.2945002227 |
/workspace/coverage/default/10.sram_ctrl_mem_partial_access.571414756 |
/workspace/coverage/default/10.sram_ctrl_mem_walk.3203874412 |
/workspace/coverage/default/10.sram_ctrl_multiple_keys.506843240 |
/workspace/coverage/default/10.sram_ctrl_partial_access.2795369194 |
/workspace/coverage/default/10.sram_ctrl_partial_access_b2b.306535826 |
/workspace/coverage/default/10.sram_ctrl_ram_cfg.3764517820 |
/workspace/coverage/default/10.sram_ctrl_regwen.873285349 |
/workspace/coverage/default/10.sram_ctrl_smoke.2562747107 |
/workspace/coverage/default/10.sram_ctrl_stress_all.4223813577 |
/workspace/coverage/default/10.sram_ctrl_stress_all_with_rand_reset.3702138506 |
/workspace/coverage/default/10.sram_ctrl_stress_pipeline.1041078174 |
/workspace/coverage/default/10.sram_ctrl_throughput_w_partial_write.526267110 |
/workspace/coverage/default/11.sram_ctrl_access_during_key_req.3540506823 |
/workspace/coverage/default/11.sram_ctrl_alert_test.3054182110 |
/workspace/coverage/default/11.sram_ctrl_bijection.1562324863 |
/workspace/coverage/default/11.sram_ctrl_executable.3820009353 |
/workspace/coverage/default/11.sram_ctrl_max_throughput.2667867038 |
/workspace/coverage/default/11.sram_ctrl_mem_partial_access.4152452516 |
/workspace/coverage/default/11.sram_ctrl_mem_walk.715166744 |
/workspace/coverage/default/11.sram_ctrl_multiple_keys.501415745 |
/workspace/coverage/default/11.sram_ctrl_partial_access.2554429028 |
/workspace/coverage/default/11.sram_ctrl_partial_access_b2b.3774632029 |
/workspace/coverage/default/11.sram_ctrl_regwen.2059803847 |
/workspace/coverage/default/11.sram_ctrl_smoke.2340912536 |
/workspace/coverage/default/11.sram_ctrl_stress_all.1228133970 |
/workspace/coverage/default/11.sram_ctrl_stress_all_with_rand_reset.2363758892 |
/workspace/coverage/default/11.sram_ctrl_stress_pipeline.1719523551 |
/workspace/coverage/default/11.sram_ctrl_throughput_w_partial_write.487475785 |
/workspace/coverage/default/12.sram_ctrl_access_during_key_req.1133667991 |
/workspace/coverage/default/12.sram_ctrl_alert_test.1155643485 |
/workspace/coverage/default/12.sram_ctrl_bijection.2394609032 |
/workspace/coverage/default/12.sram_ctrl_executable.709512975 |
/workspace/coverage/default/12.sram_ctrl_lc_escalation.109781867 |
/workspace/coverage/default/12.sram_ctrl_max_throughput.1852189734 |
/workspace/coverage/default/12.sram_ctrl_mem_partial_access.2029086966 |
/workspace/coverage/default/12.sram_ctrl_mem_walk.2036108827 |
/workspace/coverage/default/12.sram_ctrl_multiple_keys.2707202780 |
/workspace/coverage/default/12.sram_ctrl_partial_access.3239314834 |
/workspace/coverage/default/12.sram_ctrl_partial_access_b2b.809183309 |
/workspace/coverage/default/12.sram_ctrl_ram_cfg.3412516593 |
/workspace/coverage/default/12.sram_ctrl_regwen.1194161847 |
/workspace/coverage/default/12.sram_ctrl_smoke.2694086728 |
/workspace/coverage/default/12.sram_ctrl_stress_all.1696386477 |
/workspace/coverage/default/12.sram_ctrl_stress_all_with_rand_reset.1473758143 |
/workspace/coverage/default/12.sram_ctrl_stress_pipeline.1270645139 |
/workspace/coverage/default/12.sram_ctrl_throughput_w_partial_write.2425045043 |
/workspace/coverage/default/13.sram_ctrl_access_during_key_req.226405060 |
/workspace/coverage/default/13.sram_ctrl_alert_test.1090637874 |
/workspace/coverage/default/13.sram_ctrl_bijection.2444901596 |
/workspace/coverage/default/13.sram_ctrl_executable.3451565560 |
/workspace/coverage/default/13.sram_ctrl_max_throughput.1798335937 |
/workspace/coverage/default/13.sram_ctrl_mem_partial_access.3151575037 |
/workspace/coverage/default/13.sram_ctrl_multiple_keys.1193941344 |
/workspace/coverage/default/13.sram_ctrl_partial_access.2637512866 |
/workspace/coverage/default/13.sram_ctrl_partial_access_b2b.3887444938 |
/workspace/coverage/default/13.sram_ctrl_ram_cfg.2994416042 |
/workspace/coverage/default/13.sram_ctrl_regwen.523636059 |
/workspace/coverage/default/13.sram_ctrl_smoke.2049534771 |
/workspace/coverage/default/13.sram_ctrl_stress_all_with_rand_reset.579851726 |
/workspace/coverage/default/13.sram_ctrl_stress_pipeline.3558164975 |
/workspace/coverage/default/13.sram_ctrl_throughput_w_partial_write.3253159099 |
/workspace/coverage/default/14.sram_ctrl_alert_test.1152905985 |
/workspace/coverage/default/14.sram_ctrl_bijection.2362797590 |
/workspace/coverage/default/14.sram_ctrl_executable.1330554352 |
/workspace/coverage/default/14.sram_ctrl_max_throughput.1339110174 |
/workspace/coverage/default/14.sram_ctrl_mem_partial_access.1209723971 |
/workspace/coverage/default/14.sram_ctrl_mem_walk.100203827 |
/workspace/coverage/default/14.sram_ctrl_multiple_keys.3231690191 |
/workspace/coverage/default/14.sram_ctrl_partial_access.2814125161 |
/workspace/coverage/default/14.sram_ctrl_partial_access_b2b.3952873947 |
/workspace/coverage/default/14.sram_ctrl_ram_cfg.404045954 |
/workspace/coverage/default/14.sram_ctrl_regwen.3109454346 |
/workspace/coverage/default/14.sram_ctrl_smoke.2085950727 |
/workspace/coverage/default/14.sram_ctrl_stress_all.3575848411 |
/workspace/coverage/default/14.sram_ctrl_stress_all_with_rand_reset.1512968413 |
/workspace/coverage/default/14.sram_ctrl_stress_pipeline.260075584 |
/workspace/coverage/default/14.sram_ctrl_throughput_w_partial_write.1092680440 |
/workspace/coverage/default/15.sram_ctrl_access_during_key_req.3491999443 |
/workspace/coverage/default/15.sram_ctrl_alert_test.2286976449 |
/workspace/coverage/default/15.sram_ctrl_bijection.1425032865 |
/workspace/coverage/default/15.sram_ctrl_executable.3667144876 |
/workspace/coverage/default/15.sram_ctrl_lc_escalation.2490171304 |
/workspace/coverage/default/15.sram_ctrl_max_throughput.2437754507 |
/workspace/coverage/default/15.sram_ctrl_mem_partial_access.1462926630 |
/workspace/coverage/default/15.sram_ctrl_mem_walk.355677952 |
/workspace/coverage/default/15.sram_ctrl_multiple_keys.2983999095 |
/workspace/coverage/default/15.sram_ctrl_partial_access.596817548 |
/workspace/coverage/default/15.sram_ctrl_partial_access_b2b.4159154544 |
/workspace/coverage/default/15.sram_ctrl_ram_cfg.3571257313 |
/workspace/coverage/default/15.sram_ctrl_regwen.1412518605 |
/workspace/coverage/default/15.sram_ctrl_smoke.1145469619 |
/workspace/coverage/default/15.sram_ctrl_stress_all_with_rand_reset.1720165180 |
/workspace/coverage/default/15.sram_ctrl_stress_pipeline.1382873048 |
/workspace/coverage/default/15.sram_ctrl_throughput_w_partial_write.2782064293 |
/workspace/coverage/default/16.sram_ctrl_access_during_key_req.750990525 |
/workspace/coverage/default/16.sram_ctrl_alert_test.3583207057 |
/workspace/coverage/default/16.sram_ctrl_bijection.2591111370 |
/workspace/coverage/default/16.sram_ctrl_executable.3883960911 |
/workspace/coverage/default/16.sram_ctrl_lc_escalation.2882885308 |
/workspace/coverage/default/16.sram_ctrl_max_throughput.3782978 |
/workspace/coverage/default/16.sram_ctrl_mem_partial_access.4268265182 |
/workspace/coverage/default/16.sram_ctrl_mem_walk.976873293 |
/workspace/coverage/default/16.sram_ctrl_multiple_keys.35068655 |
/workspace/coverage/default/16.sram_ctrl_partial_access.2398212683 |
/workspace/coverage/default/16.sram_ctrl_partial_access_b2b.3131096666 |
/workspace/coverage/default/16.sram_ctrl_ram_cfg.2602022459 |
/workspace/coverage/default/16.sram_ctrl_regwen.1699418561 |
/workspace/coverage/default/16.sram_ctrl_smoke.1169167294 |
/workspace/coverage/default/16.sram_ctrl_stress_all_with_rand_reset.3379336031 |
/workspace/coverage/default/16.sram_ctrl_stress_pipeline.1875996002 |
/workspace/coverage/default/16.sram_ctrl_throughput_w_partial_write.1557259459 |
/workspace/coverage/default/17.sram_ctrl_access_during_key_req.3563404429 |
/workspace/coverage/default/17.sram_ctrl_alert_test.886753211 |
/workspace/coverage/default/17.sram_ctrl_bijection.2355852644 |
/workspace/coverage/default/17.sram_ctrl_executable.3041349087 |
/workspace/coverage/default/17.sram_ctrl_lc_escalation.1518762452 |
/workspace/coverage/default/17.sram_ctrl_max_throughput.3573725416 |
/workspace/coverage/default/17.sram_ctrl_mem_partial_access.249865509 |
/workspace/coverage/default/17.sram_ctrl_mem_walk.736965310 |
/workspace/coverage/default/17.sram_ctrl_multiple_keys.3822180658 |
/workspace/coverage/default/17.sram_ctrl_partial_access.3084108285 |
/workspace/coverage/default/17.sram_ctrl_partial_access_b2b.178890276 |
/workspace/coverage/default/17.sram_ctrl_ram_cfg.3393665252 |
/workspace/coverage/default/17.sram_ctrl_regwen.1811420982 |
/workspace/coverage/default/17.sram_ctrl_smoke.3694374968 |
/workspace/coverage/default/17.sram_ctrl_stress_all.4056188385 |
/workspace/coverage/default/17.sram_ctrl_stress_all_with_rand_reset.2287470948 |
/workspace/coverage/default/17.sram_ctrl_stress_pipeline.4048678149 |
/workspace/coverage/default/17.sram_ctrl_throughput_w_partial_write.4255087234 |
/workspace/coverage/default/18.sram_ctrl_access_during_key_req.4155201238 |
/workspace/coverage/default/18.sram_ctrl_alert_test.1977694650 |
/workspace/coverage/default/18.sram_ctrl_bijection.177617057 |
/workspace/coverage/default/18.sram_ctrl_executable.3422580374 |
/workspace/coverage/default/18.sram_ctrl_lc_escalation.2453052450 |
/workspace/coverage/default/18.sram_ctrl_max_throughput.2246678707 |
/workspace/coverage/default/18.sram_ctrl_mem_partial_access.1327664663 |
/workspace/coverage/default/18.sram_ctrl_mem_walk.2394317477 |
/workspace/coverage/default/18.sram_ctrl_multiple_keys.3396516820 |
/workspace/coverage/default/18.sram_ctrl_partial_access.2621707364 |
/workspace/coverage/default/18.sram_ctrl_partial_access_b2b.2824992629 |
/workspace/coverage/default/18.sram_ctrl_ram_cfg.2068869098 |
/workspace/coverage/default/18.sram_ctrl_regwen.858626189 |
/workspace/coverage/default/18.sram_ctrl_smoke.3493995174 |
/workspace/coverage/default/18.sram_ctrl_stress_all.1770045687 |
/workspace/coverage/default/18.sram_ctrl_stress_all_with_rand_reset.2100316024 |
/workspace/coverage/default/18.sram_ctrl_stress_pipeline.3226477942 |
/workspace/coverage/default/18.sram_ctrl_throughput_w_partial_write.4138125022 |
/workspace/coverage/default/19.sram_ctrl_access_during_key_req.898349409 |
/workspace/coverage/default/19.sram_ctrl_alert_test.183080390 |
/workspace/coverage/default/19.sram_ctrl_bijection.310017678 |
/workspace/coverage/default/19.sram_ctrl_executable.3572067148 |
/workspace/coverage/default/19.sram_ctrl_lc_escalation.2592868061 |
/workspace/coverage/default/19.sram_ctrl_mem_partial_access.2344781542 |
/workspace/coverage/default/19.sram_ctrl_mem_walk.2050227492 |
/workspace/coverage/default/19.sram_ctrl_multiple_keys.2633353504 |
/workspace/coverage/default/19.sram_ctrl_partial_access.4140256057 |
/workspace/coverage/default/19.sram_ctrl_partial_access_b2b.2235354962 |
/workspace/coverage/default/19.sram_ctrl_ram_cfg.148060273 |
/workspace/coverage/default/19.sram_ctrl_regwen.2051322981 |
/workspace/coverage/default/19.sram_ctrl_smoke.611235437 |
/workspace/coverage/default/19.sram_ctrl_stress_all.3834893116 |
/workspace/coverage/default/19.sram_ctrl_stress_all_with_rand_reset.3144768948 |
/workspace/coverage/default/19.sram_ctrl_stress_pipeline.997907686 |
/workspace/coverage/default/19.sram_ctrl_throughput_w_partial_write.623439328 |
/workspace/coverage/default/2.sram_ctrl_access_during_key_req.3237793735 |
/workspace/coverage/default/2.sram_ctrl_alert_test.1745066558 |
/workspace/coverage/default/2.sram_ctrl_bijection.4278895890 |
/workspace/coverage/default/2.sram_ctrl_executable.1041597314 |
/workspace/coverage/default/2.sram_ctrl_max_throughput.3109794857 |
/workspace/coverage/default/2.sram_ctrl_mem_partial_access.2247083011 |
/workspace/coverage/default/2.sram_ctrl_mem_walk.3640213361 |
/workspace/coverage/default/2.sram_ctrl_multiple_keys.2039686908 |
/workspace/coverage/default/2.sram_ctrl_partial_access.2963017118 |
/workspace/coverage/default/2.sram_ctrl_partial_access_b2b.21181870 |
/workspace/coverage/default/2.sram_ctrl_ram_cfg.172937181 |
/workspace/coverage/default/2.sram_ctrl_regwen.2046479123 |
/workspace/coverage/default/2.sram_ctrl_sec_cm.802503253 |
/workspace/coverage/default/2.sram_ctrl_smoke.3368984173 |
/workspace/coverage/default/2.sram_ctrl_stress_all_with_rand_reset.1033428458 |
/workspace/coverage/default/2.sram_ctrl_stress_pipeline.531605891 |
/workspace/coverage/default/2.sram_ctrl_throughput_w_partial_write.3902754268 |
/workspace/coverage/default/20.sram_ctrl_access_during_key_req.474398750 |
/workspace/coverage/default/20.sram_ctrl_alert_test.337261939 |
/workspace/coverage/default/20.sram_ctrl_bijection.2538352165 |
/workspace/coverage/default/20.sram_ctrl_executable.29349281 |
/workspace/coverage/default/20.sram_ctrl_lc_escalation.391904386 |
/workspace/coverage/default/20.sram_ctrl_max_throughput.1074924150 |
/workspace/coverage/default/20.sram_ctrl_mem_partial_access.3076732143 |
/workspace/coverage/default/20.sram_ctrl_mem_walk.2951138458 |
/workspace/coverage/default/20.sram_ctrl_multiple_keys.100390180 |
/workspace/coverage/default/20.sram_ctrl_partial_access.987744926 |
/workspace/coverage/default/20.sram_ctrl_ram_cfg.3636352253 |
/workspace/coverage/default/20.sram_ctrl_regwen.862559230 |
/workspace/coverage/default/20.sram_ctrl_smoke.4203732394 |
/workspace/coverage/default/20.sram_ctrl_stress_all.379049680 |
/workspace/coverage/default/20.sram_ctrl_stress_all_with_rand_reset.2289297350 |
/workspace/coverage/default/20.sram_ctrl_stress_pipeline.1951174458 |
/workspace/coverage/default/20.sram_ctrl_throughput_w_partial_write.2609101506 |
/workspace/coverage/default/21.sram_ctrl_access_during_key_req.2791133943 |
/workspace/coverage/default/21.sram_ctrl_alert_test.3203572871 |
/workspace/coverage/default/21.sram_ctrl_bijection.1130349612 |
/workspace/coverage/default/21.sram_ctrl_executable.543528288 |
/workspace/coverage/default/21.sram_ctrl_lc_escalation.93293273 |
/workspace/coverage/default/21.sram_ctrl_max_throughput.3491934906 |
/workspace/coverage/default/21.sram_ctrl_mem_partial_access.3371879214 |
/workspace/coverage/default/21.sram_ctrl_mem_walk.623256467 |
/workspace/coverage/default/21.sram_ctrl_multiple_keys.1035812114 |
/workspace/coverage/default/21.sram_ctrl_partial_access.4003822948 |
/workspace/coverage/default/21.sram_ctrl_partial_access_b2b.2597132014 |
/workspace/coverage/default/21.sram_ctrl_ram_cfg.2904668721 |
/workspace/coverage/default/21.sram_ctrl_regwen.1809965965 |
/workspace/coverage/default/21.sram_ctrl_smoke.2357992869 |
/workspace/coverage/default/21.sram_ctrl_stress_all.173034317 |
/workspace/coverage/default/21.sram_ctrl_stress_all_with_rand_reset.601925313 |
/workspace/coverage/default/21.sram_ctrl_stress_pipeline.3289721095 |
/workspace/coverage/default/21.sram_ctrl_throughput_w_partial_write.440398800 |
/workspace/coverage/default/22.sram_ctrl_access_during_key_req.4262878381 |
/workspace/coverage/default/22.sram_ctrl_alert_test.1268528977 |
/workspace/coverage/default/22.sram_ctrl_bijection.1357444299 |
/workspace/coverage/default/22.sram_ctrl_executable.2024304177 |
/workspace/coverage/default/22.sram_ctrl_lc_escalation.147725426 |
/workspace/coverage/default/22.sram_ctrl_max_throughput.810436547 |
/workspace/coverage/default/22.sram_ctrl_mem_partial_access.1939570013 |
/workspace/coverage/default/22.sram_ctrl_mem_walk.3817702338 |
/workspace/coverage/default/22.sram_ctrl_multiple_keys.1087368576 |
/workspace/coverage/default/22.sram_ctrl_partial_access.4115251528 |
/workspace/coverage/default/22.sram_ctrl_ram_cfg.1604845166 |
/workspace/coverage/default/22.sram_ctrl_regwen.3731784189 |
/workspace/coverage/default/22.sram_ctrl_smoke.3159278738 |
/workspace/coverage/default/22.sram_ctrl_stress_all.99485414 |
/workspace/coverage/default/22.sram_ctrl_stress_all_with_rand_reset.1128107555 |
/workspace/coverage/default/22.sram_ctrl_stress_pipeline.3368663617 |
/workspace/coverage/default/22.sram_ctrl_throughput_w_partial_write.2029128467 |
/workspace/coverage/default/23.sram_ctrl_access_during_key_req.297981776 |
/workspace/coverage/default/23.sram_ctrl_alert_test.533411464 |
/workspace/coverage/default/23.sram_ctrl_bijection.3577399893 |
/workspace/coverage/default/23.sram_ctrl_executable.904978935 |
/workspace/coverage/default/23.sram_ctrl_max_throughput.1576046106 |
/workspace/coverage/default/23.sram_ctrl_mem_partial_access.2701983617 |
/workspace/coverage/default/23.sram_ctrl_mem_walk.204528461 |
/workspace/coverage/default/23.sram_ctrl_multiple_keys.3158784400 |
/workspace/coverage/default/23.sram_ctrl_partial_access.2313211783 |
/workspace/coverage/default/23.sram_ctrl_partial_access_b2b.1035460189 |
/workspace/coverage/default/23.sram_ctrl_ram_cfg.359403468 |
/workspace/coverage/default/23.sram_ctrl_regwen.984666228 |
/workspace/coverage/default/23.sram_ctrl_smoke.4294122060 |
/workspace/coverage/default/23.sram_ctrl_stress_all.4219668306 |
/workspace/coverage/default/23.sram_ctrl_stress_all_with_rand_reset.3510228028 |
/workspace/coverage/default/23.sram_ctrl_stress_pipeline.3932159338 |
/workspace/coverage/default/23.sram_ctrl_throughput_w_partial_write.384428775 |
/workspace/coverage/default/24.sram_ctrl_alert_test.4228046969 |
/workspace/coverage/default/24.sram_ctrl_bijection.3146395119 |
/workspace/coverage/default/24.sram_ctrl_executable.1291256531 |
/workspace/coverage/default/24.sram_ctrl_max_throughput.2922441932 |
/workspace/coverage/default/24.sram_ctrl_mem_partial_access.4245319081 |
/workspace/coverage/default/24.sram_ctrl_mem_walk.1891063797 |
/workspace/coverage/default/24.sram_ctrl_multiple_keys.2708146515 |
/workspace/coverage/default/24.sram_ctrl_partial_access.2556925502 |
/workspace/coverage/default/24.sram_ctrl_partial_access_b2b.3845794417 |
/workspace/coverage/default/24.sram_ctrl_ram_cfg.687121390 |
/workspace/coverage/default/24.sram_ctrl_regwen.3308275721 |
/workspace/coverage/default/24.sram_ctrl_smoke.636749523 |
/workspace/coverage/default/24.sram_ctrl_stress_all.1693702869 |
/workspace/coverage/default/24.sram_ctrl_stress_all_with_rand_reset.1660989805 |
/workspace/coverage/default/24.sram_ctrl_stress_pipeline.4109928438 |
/workspace/coverage/default/24.sram_ctrl_throughput_w_partial_write.553915466 |
/workspace/coverage/default/25.sram_ctrl_access_during_key_req.508989305 |
/workspace/coverage/default/25.sram_ctrl_alert_test.409566367 |
/workspace/coverage/default/25.sram_ctrl_bijection.560332217 |
/workspace/coverage/default/25.sram_ctrl_executable.72836895 |
/workspace/coverage/default/25.sram_ctrl_lc_escalation.3365905479 |
/workspace/coverage/default/25.sram_ctrl_max_throughput.870344826 |
/workspace/coverage/default/25.sram_ctrl_mem_partial_access.586171596 |
/workspace/coverage/default/25.sram_ctrl_mem_walk.4204733962 |
/workspace/coverage/default/25.sram_ctrl_multiple_keys.2302558997 |
/workspace/coverage/default/25.sram_ctrl_partial_access.147973104 |
/workspace/coverage/default/25.sram_ctrl_partial_access_b2b.1037942140 |
/workspace/coverage/default/25.sram_ctrl_ram_cfg.3819647133 |
/workspace/coverage/default/25.sram_ctrl_regwen.847509286 |
/workspace/coverage/default/25.sram_ctrl_smoke.2050137656 |
/workspace/coverage/default/25.sram_ctrl_stress_all.3032334950 |
/workspace/coverage/default/25.sram_ctrl_stress_all_with_rand_reset.1591038642 |
/workspace/coverage/default/25.sram_ctrl_stress_pipeline.2569786768 |
/workspace/coverage/default/25.sram_ctrl_throughput_w_partial_write.1687724432 |
/workspace/coverage/default/26.sram_ctrl_access_during_key_req.1494328481 |
/workspace/coverage/default/26.sram_ctrl_alert_test.2015444766 |
/workspace/coverage/default/26.sram_ctrl_bijection.972174686 |
/workspace/coverage/default/26.sram_ctrl_executable.296415882 |
/workspace/coverage/default/26.sram_ctrl_max_throughput.1207544055 |
/workspace/coverage/default/26.sram_ctrl_mem_partial_access.3448746842 |
/workspace/coverage/default/26.sram_ctrl_mem_walk.3085635329 |
/workspace/coverage/default/26.sram_ctrl_multiple_keys.3478898629 |
/workspace/coverage/default/26.sram_ctrl_partial_access.1533896282 |
/workspace/coverage/default/26.sram_ctrl_partial_access_b2b.1316058942 |
/workspace/coverage/default/26.sram_ctrl_ram_cfg.2443121436 |
/workspace/coverage/default/26.sram_ctrl_regwen.3307944172 |
/workspace/coverage/default/26.sram_ctrl_smoke.378729261 |
/workspace/coverage/default/26.sram_ctrl_stress_all.1277740868 |
/workspace/coverage/default/26.sram_ctrl_stress_all_with_rand_reset.220095917 |
/workspace/coverage/default/26.sram_ctrl_stress_pipeline.1290038979 |
/workspace/coverage/default/26.sram_ctrl_throughput_w_partial_write.3979911105 |
/workspace/coverage/default/27.sram_ctrl_access_during_key_req.3624883345 |
/workspace/coverage/default/27.sram_ctrl_alert_test.141365586 |
/workspace/coverage/default/27.sram_ctrl_bijection.2702636178 |
/workspace/coverage/default/27.sram_ctrl_executable.171781686 |
/workspace/coverage/default/27.sram_ctrl_max_throughput.645216251 |
/workspace/coverage/default/27.sram_ctrl_mem_partial_access.3480337017 |
/workspace/coverage/default/27.sram_ctrl_mem_walk.1773082362 |
/workspace/coverage/default/27.sram_ctrl_partial_access.166911388 |
/workspace/coverage/default/27.sram_ctrl_partial_access_b2b.3959832240 |
/workspace/coverage/default/27.sram_ctrl_ram_cfg.2615074105 |
/workspace/coverage/default/27.sram_ctrl_regwen.1678469841 |
/workspace/coverage/default/27.sram_ctrl_smoke.1462875701 |
/workspace/coverage/default/27.sram_ctrl_stress_all.330170153 |
/workspace/coverage/default/27.sram_ctrl_stress_all_with_rand_reset.2097443304 |
/workspace/coverage/default/27.sram_ctrl_stress_pipeline.4271880970 |
/workspace/coverage/default/27.sram_ctrl_throughput_w_partial_write.1033427086 |
/workspace/coverage/default/28.sram_ctrl_access_during_key_req.1947524093 |
/workspace/coverage/default/28.sram_ctrl_alert_test.4290315775 |
/workspace/coverage/default/28.sram_ctrl_bijection.1879368517 |
/workspace/coverage/default/28.sram_ctrl_executable.3049296238 |
/workspace/coverage/default/28.sram_ctrl_lc_escalation.177535766 |
/workspace/coverage/default/28.sram_ctrl_max_throughput.3019939621 |
/workspace/coverage/default/28.sram_ctrl_mem_walk.2933272436 |
/workspace/coverage/default/28.sram_ctrl_multiple_keys.3187760735 |
/workspace/coverage/default/28.sram_ctrl_partial_access.3564895852 |
/workspace/coverage/default/28.sram_ctrl_partial_access_b2b.2595659395 |
/workspace/coverage/default/28.sram_ctrl_ram_cfg.1808764093 |
/workspace/coverage/default/28.sram_ctrl_regwen.3769895318 |
/workspace/coverage/default/28.sram_ctrl_smoke.447845525 |
/workspace/coverage/default/28.sram_ctrl_stress_all.3611087374 |
/workspace/coverage/default/28.sram_ctrl_stress_all_with_rand_reset.1111190349 |
/workspace/coverage/default/28.sram_ctrl_stress_pipeline.112611304 |
/workspace/coverage/default/28.sram_ctrl_throughput_w_partial_write.2911645105 |
/workspace/coverage/default/29.sram_ctrl_access_during_key_req.2184623601 |
/workspace/coverage/default/29.sram_ctrl_alert_test.2259904370 |
/workspace/coverage/default/29.sram_ctrl_bijection.2686157839 |
/workspace/coverage/default/29.sram_ctrl_executable.1233611837 |
/workspace/coverage/default/29.sram_ctrl_max_throughput.3301648370 |
/workspace/coverage/default/29.sram_ctrl_mem_partial_access.2586770747 |
/workspace/coverage/default/29.sram_ctrl_mem_walk.3228818606 |
/workspace/coverage/default/29.sram_ctrl_multiple_keys.1229688244 |
/workspace/coverage/default/29.sram_ctrl_partial_access.4223912820 |
/workspace/coverage/default/29.sram_ctrl_partial_access_b2b.3896877127 |
/workspace/coverage/default/29.sram_ctrl_ram_cfg.1776734206 |
/workspace/coverage/default/29.sram_ctrl_regwen.342409750 |
/workspace/coverage/default/29.sram_ctrl_smoke.3583972210 |
/workspace/coverage/default/29.sram_ctrl_stress_all_with_rand_reset.1037900052 |
/workspace/coverage/default/29.sram_ctrl_stress_pipeline.3136059012 |
/workspace/coverage/default/29.sram_ctrl_throughput_w_partial_write.2471598857 |
/workspace/coverage/default/3.sram_ctrl_access_during_key_req.1276394695 |
/workspace/coverage/default/3.sram_ctrl_alert_test.2679701042 |
/workspace/coverage/default/3.sram_ctrl_bijection.3666434095 |
/workspace/coverage/default/3.sram_ctrl_executable.2987287913 |
/workspace/coverage/default/3.sram_ctrl_lc_escalation.1923292177 |
/workspace/coverage/default/3.sram_ctrl_max_throughput.3321124881 |
/workspace/coverage/default/3.sram_ctrl_mem_partial_access.1558787640 |
/workspace/coverage/default/3.sram_ctrl_mem_walk.1746917305 |
/workspace/coverage/default/3.sram_ctrl_multiple_keys.2669049519 |
/workspace/coverage/default/3.sram_ctrl_partial_access.382130013 |
/workspace/coverage/default/3.sram_ctrl_partial_access_b2b.3964186361 |
/workspace/coverage/default/3.sram_ctrl_ram_cfg.378125646 |
/workspace/coverage/default/3.sram_ctrl_regwen.2908768457 |
/workspace/coverage/default/3.sram_ctrl_sec_cm.475335008 |
/workspace/coverage/default/3.sram_ctrl_smoke.2176066765 |
/workspace/coverage/default/3.sram_ctrl_stress_all.2380814405 |
/workspace/coverage/default/3.sram_ctrl_stress_all_with_rand_reset.1356326375 |
/workspace/coverage/default/3.sram_ctrl_stress_pipeline.1793082009 |
/workspace/coverage/default/3.sram_ctrl_throughput_w_partial_write.1679515480 |
/workspace/coverage/default/30.sram_ctrl_access_during_key_req.3448695773 |
/workspace/coverage/default/30.sram_ctrl_alert_test.3432864476 |
/workspace/coverage/default/30.sram_ctrl_bijection.1039906871 |
/workspace/coverage/default/30.sram_ctrl_executable.539842518 |
/workspace/coverage/default/30.sram_ctrl_max_throughput.1286947954 |
/workspace/coverage/default/30.sram_ctrl_mem_partial_access.1481224468 |
/workspace/coverage/default/30.sram_ctrl_mem_walk.193521338 |
/workspace/coverage/default/30.sram_ctrl_multiple_keys.3989997963 |
/workspace/coverage/default/30.sram_ctrl_partial_access.3208290888 |
/workspace/coverage/default/30.sram_ctrl_partial_access_b2b.1765745735 |
/workspace/coverage/default/30.sram_ctrl_ram_cfg.2803619332 |
/workspace/coverage/default/30.sram_ctrl_regwen.3983995689 |
/workspace/coverage/default/30.sram_ctrl_smoke.1683355384 |
/workspace/coverage/default/30.sram_ctrl_stress_all_with_rand_reset.2976482273 |
/workspace/coverage/default/30.sram_ctrl_stress_pipeline.2873818005 |
/workspace/coverage/default/30.sram_ctrl_throughput_w_partial_write.3210241144 |
/workspace/coverage/default/31.sram_ctrl_access_during_key_req.833238532 |
/workspace/coverage/default/31.sram_ctrl_alert_test.2094221369 |
/workspace/coverage/default/31.sram_ctrl_bijection.2507234660 |
/workspace/coverage/default/31.sram_ctrl_executable.376171098 |
/workspace/coverage/default/31.sram_ctrl_lc_escalation.1715270743 |
/workspace/coverage/default/31.sram_ctrl_max_throughput.1644752962 |
/workspace/coverage/default/31.sram_ctrl_mem_partial_access.2218852324 |
/workspace/coverage/default/31.sram_ctrl_mem_walk.3349407463 |
/workspace/coverage/default/31.sram_ctrl_multiple_keys.3449639731 |
/workspace/coverage/default/31.sram_ctrl_partial_access.324509418 |
/workspace/coverage/default/31.sram_ctrl_partial_access_b2b.2223764074 |
/workspace/coverage/default/31.sram_ctrl_ram_cfg.3853081034 |
/workspace/coverage/default/31.sram_ctrl_regwen.3568437262 |
/workspace/coverage/default/31.sram_ctrl_smoke.3687099395 |
/workspace/coverage/default/31.sram_ctrl_stress_all_with_rand_reset.3497113927 |
/workspace/coverage/default/31.sram_ctrl_stress_pipeline.2928720640 |
/workspace/coverage/default/31.sram_ctrl_throughput_w_partial_write.2797482016 |
/workspace/coverage/default/32.sram_ctrl_access_during_key_req.1532223179 |
/workspace/coverage/default/32.sram_ctrl_alert_test.3859182187 |
/workspace/coverage/default/32.sram_ctrl_bijection.3926793592 |
/workspace/coverage/default/32.sram_ctrl_executable.365934278 |
/workspace/coverage/default/32.sram_ctrl_lc_escalation.2391720379 |
/workspace/coverage/default/32.sram_ctrl_max_throughput.231717041 |
/workspace/coverage/default/32.sram_ctrl_mem_partial_access.3842275469 |
/workspace/coverage/default/32.sram_ctrl_mem_walk.1048599383 |
/workspace/coverage/default/32.sram_ctrl_multiple_keys.81983091 |
/workspace/coverage/default/32.sram_ctrl_partial_access.189989455 |
/workspace/coverage/default/32.sram_ctrl_partial_access_b2b.1302422836 |
/workspace/coverage/default/32.sram_ctrl_ram_cfg.2387455981 |
/workspace/coverage/default/32.sram_ctrl_regwen.3672267141 |
/workspace/coverage/default/32.sram_ctrl_smoke.3681558755 |
/workspace/coverage/default/32.sram_ctrl_stress_all.2155650271 |
/workspace/coverage/default/32.sram_ctrl_stress_all_with_rand_reset.2382490272 |
/workspace/coverage/default/32.sram_ctrl_stress_pipeline.3841037593 |
/workspace/coverage/default/32.sram_ctrl_throughput_w_partial_write.2826577063 |
/workspace/coverage/default/33.sram_ctrl_access_during_key_req.1040695565 |
/workspace/coverage/default/33.sram_ctrl_alert_test.846111462 |
/workspace/coverage/default/33.sram_ctrl_bijection.298390397 |
/workspace/coverage/default/33.sram_ctrl_executable.1812860929 |
/workspace/coverage/default/33.sram_ctrl_max_throughput.2395925390 |
/workspace/coverage/default/33.sram_ctrl_mem_partial_access.2181105934 |
/workspace/coverage/default/33.sram_ctrl_mem_walk.3222758383 |
/workspace/coverage/default/33.sram_ctrl_multiple_keys.1759336632 |
/workspace/coverage/default/33.sram_ctrl_partial_access.2886493042 |
/workspace/coverage/default/33.sram_ctrl_partial_access_b2b.3596991949 |
/workspace/coverage/default/33.sram_ctrl_ram_cfg.81050448 |
/workspace/coverage/default/33.sram_ctrl_regwen.18744955 |
/workspace/coverage/default/33.sram_ctrl_smoke.819205101 |
/workspace/coverage/default/33.sram_ctrl_stress_all_with_rand_reset.4174047067 |
/workspace/coverage/default/33.sram_ctrl_stress_pipeline.2072652049 |
/workspace/coverage/default/33.sram_ctrl_throughput_w_partial_write.569427727 |
/workspace/coverage/default/34.sram_ctrl_access_during_key_req.2162293964 |
/workspace/coverage/default/34.sram_ctrl_alert_test.1769864872 |
/workspace/coverage/default/34.sram_ctrl_bijection.1617953720 |
/workspace/coverage/default/34.sram_ctrl_executable.1955847274 |
/workspace/coverage/default/34.sram_ctrl_lc_escalation.2889687041 |
/workspace/coverage/default/34.sram_ctrl_max_throughput.177833683 |
/workspace/coverage/default/34.sram_ctrl_mem_partial_access.2167184050 |
/workspace/coverage/default/34.sram_ctrl_mem_walk.1833383473 |
/workspace/coverage/default/34.sram_ctrl_multiple_keys.1105044748 |
/workspace/coverage/default/34.sram_ctrl_partial_access.2846592034 |
/workspace/coverage/default/34.sram_ctrl_partial_access_b2b.3209535494 |
/workspace/coverage/default/34.sram_ctrl_ram_cfg.727254183 |
/workspace/coverage/default/34.sram_ctrl_regwen.908894283 |
/workspace/coverage/default/34.sram_ctrl_smoke.1274156395 |
/workspace/coverage/default/34.sram_ctrl_stress_all.69410156 |
/workspace/coverage/default/34.sram_ctrl_stress_all_with_rand_reset.3181871790 |
/workspace/coverage/default/34.sram_ctrl_stress_pipeline.4119274775 |
/workspace/coverage/default/34.sram_ctrl_throughput_w_partial_write.1856698673 |
/workspace/coverage/default/35.sram_ctrl_access_during_key_req.53015188 |
/workspace/coverage/default/35.sram_ctrl_alert_test.3865862801 |
/workspace/coverage/default/35.sram_ctrl_bijection.3495325979 |
/workspace/coverage/default/35.sram_ctrl_executable.4229975029 |
/workspace/coverage/default/35.sram_ctrl_lc_escalation.281438264 |
/workspace/coverage/default/35.sram_ctrl_max_throughput.3157182257 |
/workspace/coverage/default/35.sram_ctrl_mem_partial_access.2843486043 |
/workspace/coverage/default/35.sram_ctrl_mem_walk.2879675909 |
/workspace/coverage/default/35.sram_ctrl_multiple_keys.3607066892 |
/workspace/coverage/default/35.sram_ctrl_partial_access.3177864155 |
/workspace/coverage/default/35.sram_ctrl_partial_access_b2b.3177263373 |
/workspace/coverage/default/35.sram_ctrl_ram_cfg.2045773933 |
/workspace/coverage/default/35.sram_ctrl_regwen.2158500863 |
/workspace/coverage/default/35.sram_ctrl_smoke.3153615172 |
/workspace/coverage/default/35.sram_ctrl_stress_all.3318811600 |
/workspace/coverage/default/35.sram_ctrl_stress_all_with_rand_reset.3236409505 |
/workspace/coverage/default/35.sram_ctrl_stress_pipeline.1235948789 |
/workspace/coverage/default/35.sram_ctrl_throughput_w_partial_write.284382203 |
/workspace/coverage/default/36.sram_ctrl_access_during_key_req.925580572 |
/workspace/coverage/default/36.sram_ctrl_alert_test.2084087949 |
/workspace/coverage/default/36.sram_ctrl_bijection.554299053 |
/workspace/coverage/default/36.sram_ctrl_executable.2428452187 |
/workspace/coverage/default/36.sram_ctrl_max_throughput.2178152230 |
/workspace/coverage/default/36.sram_ctrl_mem_partial_access.22717418 |
/workspace/coverage/default/36.sram_ctrl_mem_walk.3286836887 |
/workspace/coverage/default/36.sram_ctrl_multiple_keys.1204829547 |
/workspace/coverage/default/36.sram_ctrl_partial_access.3919682976 |
/workspace/coverage/default/36.sram_ctrl_partial_access_b2b.2918104882 |
/workspace/coverage/default/36.sram_ctrl_ram_cfg.3189035973 |
/workspace/coverage/default/36.sram_ctrl_regwen.1376707314 |
/workspace/coverage/default/36.sram_ctrl_smoke.1194121532 |
/workspace/coverage/default/36.sram_ctrl_stress_all.273476960 |
/workspace/coverage/default/36.sram_ctrl_stress_all_with_rand_reset.3733798388 |
/workspace/coverage/default/36.sram_ctrl_stress_pipeline.1840170879 |
/workspace/coverage/default/36.sram_ctrl_throughput_w_partial_write.2131922068 |
/workspace/coverage/default/37.sram_ctrl_access_during_key_req.727329857 |
/workspace/coverage/default/37.sram_ctrl_alert_test.2018282266 |
/workspace/coverage/default/37.sram_ctrl_bijection.3875333089 |
/workspace/coverage/default/37.sram_ctrl_executable.3354962852 |
/workspace/coverage/default/37.sram_ctrl_max_throughput.3219471634 |
/workspace/coverage/default/37.sram_ctrl_mem_partial_access.4165454872 |
/workspace/coverage/default/37.sram_ctrl_mem_walk.2036599875 |
/workspace/coverage/default/37.sram_ctrl_multiple_keys.590731244 |
/workspace/coverage/default/37.sram_ctrl_partial_access.2128645262 |
/workspace/coverage/default/37.sram_ctrl_partial_access_b2b.1413022848 |
/workspace/coverage/default/37.sram_ctrl_ram_cfg.1502376745 |
/workspace/coverage/default/37.sram_ctrl_regwen.1320536996 |
/workspace/coverage/default/37.sram_ctrl_smoke.3231594882 |
/workspace/coverage/default/37.sram_ctrl_stress_all.2097855726 |
/workspace/coverage/default/37.sram_ctrl_stress_all_with_rand_reset.959915234 |
/workspace/coverage/default/37.sram_ctrl_stress_pipeline.3346715878 |
/workspace/coverage/default/37.sram_ctrl_throughput_w_partial_write.1558921669 |
/workspace/coverage/default/38.sram_ctrl_access_during_key_req.3541862439 |
/workspace/coverage/default/38.sram_ctrl_alert_test.4184427654 |
/workspace/coverage/default/38.sram_ctrl_bijection.741375999 |
/workspace/coverage/default/38.sram_ctrl_executable.2417511482 |
/workspace/coverage/default/38.sram_ctrl_lc_escalation.1389573934 |
/workspace/coverage/default/38.sram_ctrl_max_throughput.998844867 |
/workspace/coverage/default/38.sram_ctrl_mem_partial_access.3082021765 |
/workspace/coverage/default/38.sram_ctrl_mem_walk.341742884 |
/workspace/coverage/default/38.sram_ctrl_multiple_keys.2628873123 |
/workspace/coverage/default/38.sram_ctrl_partial_access.2315161692 |
/workspace/coverage/default/38.sram_ctrl_partial_access_b2b.2558655267 |
/workspace/coverage/default/38.sram_ctrl_ram_cfg.2796566932 |
/workspace/coverage/default/38.sram_ctrl_regwen.1082529974 |
/workspace/coverage/default/38.sram_ctrl_smoke.2811940793 |
/workspace/coverage/default/38.sram_ctrl_stress_all.3221723693 |
/workspace/coverage/default/38.sram_ctrl_stress_pipeline.438045922 |
/workspace/coverage/default/38.sram_ctrl_throughput_w_partial_write.2016674216 |
/workspace/coverage/default/39.sram_ctrl_access_during_key_req.1383253331 |
/workspace/coverage/default/39.sram_ctrl_alert_test.3693492053 |
/workspace/coverage/default/39.sram_ctrl_bijection.2834981503 |
/workspace/coverage/default/39.sram_ctrl_executable.1469035412 |
/workspace/coverage/default/39.sram_ctrl_max_throughput.3409165279 |
/workspace/coverage/default/39.sram_ctrl_mem_partial_access.2085073280 |
/workspace/coverage/default/39.sram_ctrl_mem_walk.2952814207 |
/workspace/coverage/default/39.sram_ctrl_multiple_keys.2182904096 |
/workspace/coverage/default/39.sram_ctrl_partial_access.4293869898 |
/workspace/coverage/default/39.sram_ctrl_partial_access_b2b.3705630978 |
/workspace/coverage/default/39.sram_ctrl_ram_cfg.2680236332 |
/workspace/coverage/default/39.sram_ctrl_regwen.1042668189 |
/workspace/coverage/default/39.sram_ctrl_smoke.2721342001 |
/workspace/coverage/default/39.sram_ctrl_stress_all.1166704687 |
/workspace/coverage/default/39.sram_ctrl_stress_all_with_rand_reset.2500597174 |
/workspace/coverage/default/39.sram_ctrl_stress_pipeline.4052839443 |
/workspace/coverage/default/39.sram_ctrl_throughput_w_partial_write.3086389056 |
/workspace/coverage/default/4.sram_ctrl_access_during_key_req.2832916133 |
/workspace/coverage/default/4.sram_ctrl_alert_test.3500734159 |
/workspace/coverage/default/4.sram_ctrl_executable.1275811535 |
/workspace/coverage/default/4.sram_ctrl_lc_escalation.3924112473 |
/workspace/coverage/default/4.sram_ctrl_max_throughput.250029090 |
/workspace/coverage/default/4.sram_ctrl_mem_partial_access.1324017439 |
/workspace/coverage/default/4.sram_ctrl_mem_walk.4031952769 |
/workspace/coverage/default/4.sram_ctrl_multiple_keys.765644759 |
/workspace/coverage/default/4.sram_ctrl_partial_access.556083815 |
/workspace/coverage/default/4.sram_ctrl_partial_access_b2b.961496680 |
/workspace/coverage/default/4.sram_ctrl_ram_cfg.3224527891 |
/workspace/coverage/default/4.sram_ctrl_regwen.2111187711 |
/workspace/coverage/default/4.sram_ctrl_sec_cm.1077748849 |
/workspace/coverage/default/4.sram_ctrl_smoke.919883105 |
/workspace/coverage/default/4.sram_ctrl_stress_all.236875798 |
/workspace/coverage/default/4.sram_ctrl_stress_all_with_rand_reset.1886154721 |
/workspace/coverage/default/4.sram_ctrl_stress_pipeline.428824729 |
/workspace/coverage/default/4.sram_ctrl_throughput_w_partial_write.3024921379 |
/workspace/coverage/default/40.sram_ctrl_access_during_key_req.1111366999 |
/workspace/coverage/default/40.sram_ctrl_alert_test.3944515030 |
/workspace/coverage/default/40.sram_ctrl_bijection.1306363939 |
/workspace/coverage/default/40.sram_ctrl_executable.2534799668 |
/workspace/coverage/default/40.sram_ctrl_lc_escalation.266382134 |
/workspace/coverage/default/40.sram_ctrl_mem_partial_access.212917945 |
/workspace/coverage/default/40.sram_ctrl_mem_walk.1797680470 |
/workspace/coverage/default/40.sram_ctrl_multiple_keys.1847949897 |
/workspace/coverage/default/40.sram_ctrl_partial_access.185792400 |
/workspace/coverage/default/40.sram_ctrl_partial_access_b2b.4023167436 |
/workspace/coverage/default/40.sram_ctrl_ram_cfg.858371378 |
/workspace/coverage/default/40.sram_ctrl_regwen.3802419112 |
/workspace/coverage/default/40.sram_ctrl_smoke.2425100561 |
/workspace/coverage/default/40.sram_ctrl_stress_all.2536963684 |
/workspace/coverage/default/40.sram_ctrl_stress_all_with_rand_reset.2600937920 |
/workspace/coverage/default/40.sram_ctrl_stress_pipeline.3973089124 |
/workspace/coverage/default/40.sram_ctrl_throughput_w_partial_write.1757025202 |
/workspace/coverage/default/41.sram_ctrl_access_during_key_req.4200988664 |
/workspace/coverage/default/41.sram_ctrl_alert_test.3960525681 |
/workspace/coverage/default/41.sram_ctrl_bijection.2140985754 |
/workspace/coverage/default/41.sram_ctrl_executable.3410058929 |
/workspace/coverage/default/41.sram_ctrl_lc_escalation.1438534245 |
/workspace/coverage/default/41.sram_ctrl_max_throughput.901369171 |
/workspace/coverage/default/41.sram_ctrl_mem_partial_access.4254959197 |
/workspace/coverage/default/41.sram_ctrl_mem_walk.2128431424 |
/workspace/coverage/default/41.sram_ctrl_multiple_keys.3815515340 |
/workspace/coverage/default/41.sram_ctrl_partial_access.249576506 |
/workspace/coverage/default/41.sram_ctrl_partial_access_b2b.3846147654 |
/workspace/coverage/default/41.sram_ctrl_ram_cfg.3446386878 |
/workspace/coverage/default/41.sram_ctrl_regwen.4229389856 |
/workspace/coverage/default/41.sram_ctrl_smoke.1926354461 |
/workspace/coverage/default/41.sram_ctrl_stress_all.3770469498 |
/workspace/coverage/default/41.sram_ctrl_stress_all_with_rand_reset.650210932 |
/workspace/coverage/default/41.sram_ctrl_stress_pipeline.3878382679 |
/workspace/coverage/default/41.sram_ctrl_throughput_w_partial_write.2058283756 |
/workspace/coverage/default/42.sram_ctrl_access_during_key_req.2601696760 |
/workspace/coverage/default/42.sram_ctrl_alert_test.1358577711 |
/workspace/coverage/default/42.sram_ctrl_bijection.2786505749 |
/workspace/coverage/default/42.sram_ctrl_executable.2998011629 |
/workspace/coverage/default/42.sram_ctrl_lc_escalation.1552328497 |
/workspace/coverage/default/42.sram_ctrl_max_throughput.396446462 |
/workspace/coverage/default/42.sram_ctrl_mem_partial_access.4239265226 |
/workspace/coverage/default/42.sram_ctrl_mem_walk.2068443475 |
/workspace/coverage/default/42.sram_ctrl_multiple_keys.2464560718 |
/workspace/coverage/default/42.sram_ctrl_partial_access.1235559062 |
/workspace/coverage/default/42.sram_ctrl_partial_access_b2b.1553514482 |
/workspace/coverage/default/42.sram_ctrl_ram_cfg.149716240 |
/workspace/coverage/default/42.sram_ctrl_regwen.1414489948 |
/workspace/coverage/default/42.sram_ctrl_smoke.2952448772 |
/workspace/coverage/default/42.sram_ctrl_stress_all_with_rand_reset.3840436232 |
/workspace/coverage/default/42.sram_ctrl_stress_pipeline.3781944193 |
/workspace/coverage/default/42.sram_ctrl_throughput_w_partial_write.1088328029 |
/workspace/coverage/default/43.sram_ctrl_access_during_key_req.430016664 |
/workspace/coverage/default/43.sram_ctrl_alert_test.1691431925 |
/workspace/coverage/default/43.sram_ctrl_bijection.4236307166 |
/workspace/coverage/default/43.sram_ctrl_executable.1272771582 |
/workspace/coverage/default/43.sram_ctrl_lc_escalation.719398983 |
/workspace/coverage/default/43.sram_ctrl_max_throughput.10739406 |
/workspace/coverage/default/43.sram_ctrl_mem_partial_access.3254664861 |
/workspace/coverage/default/43.sram_ctrl_mem_walk.53985256 |
/workspace/coverage/default/43.sram_ctrl_multiple_keys.1426990976 |
/workspace/coverage/default/43.sram_ctrl_partial_access.847442847 |
/workspace/coverage/default/43.sram_ctrl_partial_access_b2b.670369828 |
/workspace/coverage/default/43.sram_ctrl_ram_cfg.300945481 |
/workspace/coverage/default/43.sram_ctrl_regwen.2613314669 |
/workspace/coverage/default/43.sram_ctrl_stress_all.2665414508 |
/workspace/coverage/default/43.sram_ctrl_stress_all_with_rand_reset.2981947747 |
/workspace/coverage/default/43.sram_ctrl_stress_pipeline.3724277622 |
/workspace/coverage/default/43.sram_ctrl_throughput_w_partial_write.239222687 |
/workspace/coverage/default/44.sram_ctrl_access_during_key_req.2738543265 |
/workspace/coverage/default/44.sram_ctrl_alert_test.2065499383 |
/workspace/coverage/default/44.sram_ctrl_bijection.4032282118 |
/workspace/coverage/default/44.sram_ctrl_executable.45819286 |
/workspace/coverage/default/44.sram_ctrl_lc_escalation.2017411873 |
/workspace/coverage/default/44.sram_ctrl_max_throughput.3086295874 |
/workspace/coverage/default/44.sram_ctrl_mem_partial_access.3427910389 |
/workspace/coverage/default/44.sram_ctrl_mem_walk.3333723583 |
/workspace/coverage/default/44.sram_ctrl_multiple_keys.612416260 |
/workspace/coverage/default/44.sram_ctrl_partial_access.2872636284 |
/workspace/coverage/default/44.sram_ctrl_partial_access_b2b.749538920 |
/workspace/coverage/default/44.sram_ctrl_ram_cfg.3661376463 |
/workspace/coverage/default/44.sram_ctrl_regwen.197978951 |
/workspace/coverage/default/44.sram_ctrl_smoke.185693521 |
/workspace/coverage/default/44.sram_ctrl_stress_all_with_rand_reset.3951790063 |
/workspace/coverage/default/44.sram_ctrl_stress_pipeline.966605478 |
/workspace/coverage/default/44.sram_ctrl_throughput_w_partial_write.3218548495 |
/workspace/coverage/default/45.sram_ctrl_access_during_key_req.1497494316 |
/workspace/coverage/default/45.sram_ctrl_alert_test.1464895219 |
/workspace/coverage/default/45.sram_ctrl_bijection.3949489335 |
/workspace/coverage/default/45.sram_ctrl_executable.1890570062 |
/workspace/coverage/default/45.sram_ctrl_max_throughput.510817474 |
/workspace/coverage/default/45.sram_ctrl_mem_partial_access.2971313992 |
/workspace/coverage/default/45.sram_ctrl_mem_walk.1980986122 |
/workspace/coverage/default/45.sram_ctrl_multiple_keys.954404461 |
/workspace/coverage/default/45.sram_ctrl_partial_access.2022324631 |
/workspace/coverage/default/45.sram_ctrl_partial_access_b2b.334745608 |
/workspace/coverage/default/45.sram_ctrl_ram_cfg.3154015799 |
/workspace/coverage/default/45.sram_ctrl_regwen.1209063386 |
/workspace/coverage/default/45.sram_ctrl_smoke.1722701426 |
/workspace/coverage/default/45.sram_ctrl_stress_all.1004962714 |
/workspace/coverage/default/45.sram_ctrl_stress_all_with_rand_reset.1185882957 |
/workspace/coverage/default/45.sram_ctrl_stress_pipeline.993714817 |
/workspace/coverage/default/46.sram_ctrl_access_during_key_req.580014948 |
/workspace/coverage/default/46.sram_ctrl_alert_test.1940596165 |
/workspace/coverage/default/46.sram_ctrl_bijection.2765061583 |
/workspace/coverage/default/46.sram_ctrl_executable.2137845732 |
/workspace/coverage/default/46.sram_ctrl_lc_escalation.3641789320 |
/workspace/coverage/default/46.sram_ctrl_max_throughput.1112482153 |
/workspace/coverage/default/46.sram_ctrl_mem_partial_access.3232400586 |
/workspace/coverage/default/46.sram_ctrl_mem_walk.3353488734 |
/workspace/coverage/default/46.sram_ctrl_multiple_keys.1842793062 |
/workspace/coverage/default/46.sram_ctrl_partial_access.3226698324 |
/workspace/coverage/default/46.sram_ctrl_partial_access_b2b.551814302 |
/workspace/coverage/default/46.sram_ctrl_ram_cfg.862591149 |
/workspace/coverage/default/46.sram_ctrl_regwen.84460662 |
/workspace/coverage/default/46.sram_ctrl_smoke.2679395786 |
/workspace/coverage/default/46.sram_ctrl_stress_all.3092518599 |
/workspace/coverage/default/46.sram_ctrl_stress_all_with_rand_reset.3108996214 |
/workspace/coverage/default/46.sram_ctrl_stress_pipeline.359289579 |
/workspace/coverage/default/46.sram_ctrl_throughput_w_partial_write.1381411901 |
/workspace/coverage/default/47.sram_ctrl_access_during_key_req.2950697971 |
/workspace/coverage/default/47.sram_ctrl_alert_test.2258926612 |
/workspace/coverage/default/47.sram_ctrl_bijection.3456699335 |
/workspace/coverage/default/47.sram_ctrl_executable.2573869278 |
/workspace/coverage/default/47.sram_ctrl_lc_escalation.2377389982 |
/workspace/coverage/default/47.sram_ctrl_max_throughput.1474529676 |
/workspace/coverage/default/47.sram_ctrl_mem_partial_access.3936249103 |
/workspace/coverage/default/47.sram_ctrl_mem_walk.820946682 |
/workspace/coverage/default/47.sram_ctrl_multiple_keys.4266402070 |
/workspace/coverage/default/47.sram_ctrl_partial_access.495061627 |
/workspace/coverage/default/47.sram_ctrl_partial_access_b2b.2553868848 |
/workspace/coverage/default/47.sram_ctrl_ram_cfg.135266691 |
/workspace/coverage/default/47.sram_ctrl_regwen.467767619 |
/workspace/coverage/default/47.sram_ctrl_smoke.2804732668 |
/workspace/coverage/default/47.sram_ctrl_stress_all.1242636919 |
/workspace/coverage/default/47.sram_ctrl_stress_all_with_rand_reset.2769116114 |
/workspace/coverage/default/47.sram_ctrl_stress_pipeline.2557059790 |
/workspace/coverage/default/47.sram_ctrl_throughput_w_partial_write.1876469848 |
/workspace/coverage/default/48.sram_ctrl_access_during_key_req.3290417861 |
/workspace/coverage/default/48.sram_ctrl_alert_test.1589905071 |
/workspace/coverage/default/48.sram_ctrl_bijection.657681337 |
/workspace/coverage/default/48.sram_ctrl_executable.3231725476 |
/workspace/coverage/default/48.sram_ctrl_lc_escalation.3040084072 |
/workspace/coverage/default/48.sram_ctrl_max_throughput.2001016863 |
/workspace/coverage/default/48.sram_ctrl_mem_partial_access.4026427227 |
/workspace/coverage/default/48.sram_ctrl_mem_walk.3225240401 |
/workspace/coverage/default/48.sram_ctrl_multiple_keys.3359848435 |
/workspace/coverage/default/48.sram_ctrl_partial_access.436325831 |
/workspace/coverage/default/48.sram_ctrl_partial_access_b2b.2323529887 |
/workspace/coverage/default/48.sram_ctrl_ram_cfg.1218266541 |
/workspace/coverage/default/48.sram_ctrl_regwen.2877018170 |
/workspace/coverage/default/48.sram_ctrl_smoke.3072539873 |
/workspace/coverage/default/48.sram_ctrl_stress_all_with_rand_reset.317102081 |
/workspace/coverage/default/48.sram_ctrl_stress_pipeline.3496749299 |
/workspace/coverage/default/48.sram_ctrl_throughput_w_partial_write.2819239597 |
/workspace/coverage/default/49.sram_ctrl_access_during_key_req.1504502110 |
/workspace/coverage/default/49.sram_ctrl_alert_test.1757869033 |
/workspace/coverage/default/49.sram_ctrl_bijection.2285386424 |
/workspace/coverage/default/49.sram_ctrl_executable.1505757255 |
/workspace/coverage/default/49.sram_ctrl_lc_escalation.1749501448 |
/workspace/coverage/default/49.sram_ctrl_max_throughput.3148999524 |
/workspace/coverage/default/49.sram_ctrl_mem_partial_access.2209201213 |
/workspace/coverage/default/49.sram_ctrl_mem_walk.1301797133 |
/workspace/coverage/default/49.sram_ctrl_multiple_keys.718198771 |
/workspace/coverage/default/49.sram_ctrl_partial_access.1604746111 |
/workspace/coverage/default/49.sram_ctrl_partial_access_b2b.1076923262 |
/workspace/coverage/default/49.sram_ctrl_ram_cfg.2268064140 |
/workspace/coverage/default/49.sram_ctrl_regwen.621628553 |
/workspace/coverage/default/49.sram_ctrl_smoke.1992897653 |
/workspace/coverage/default/49.sram_ctrl_stress_all.3398090222 |
/workspace/coverage/default/49.sram_ctrl_stress_all_with_rand_reset.578576470 |
/workspace/coverage/default/49.sram_ctrl_stress_pipeline.324791022 |
/workspace/coverage/default/49.sram_ctrl_throughput_w_partial_write.1896936370 |
/workspace/coverage/default/5.sram_ctrl_access_during_key_req.1174538786 |
/workspace/coverage/default/5.sram_ctrl_alert_test.2353080985 |
/workspace/coverage/default/5.sram_ctrl_bijection.2758916334 |
/workspace/coverage/default/5.sram_ctrl_executable.3402917944 |
/workspace/coverage/default/5.sram_ctrl_lc_escalation.205826501 |
/workspace/coverage/default/5.sram_ctrl_max_throughput.1698258912 |
/workspace/coverage/default/5.sram_ctrl_mem_partial_access.2436861871 |
/workspace/coverage/default/5.sram_ctrl_mem_walk.2974868076 |
/workspace/coverage/default/5.sram_ctrl_multiple_keys.298211426 |
/workspace/coverage/default/5.sram_ctrl_partial_access.4163259528 |
/workspace/coverage/default/5.sram_ctrl_partial_access_b2b.2125108039 |
/workspace/coverage/default/5.sram_ctrl_ram_cfg.3642058688 |
/workspace/coverage/default/5.sram_ctrl_regwen.342325201 |
/workspace/coverage/default/5.sram_ctrl_smoke.873265188 |
/workspace/coverage/default/5.sram_ctrl_stress_all.1958221067 |
/workspace/coverage/default/5.sram_ctrl_stress_all_with_rand_reset.1411924754 |
/workspace/coverage/default/5.sram_ctrl_stress_pipeline.149276333 |
/workspace/coverage/default/5.sram_ctrl_throughput_w_partial_write.2745974169 |
/workspace/coverage/default/6.sram_ctrl_access_during_key_req.65177691 |
/workspace/coverage/default/6.sram_ctrl_alert_test.2439493469 |
/workspace/coverage/default/6.sram_ctrl_bijection.914068500 |
/workspace/coverage/default/6.sram_ctrl_executable.2358861669 |
/workspace/coverage/default/6.sram_ctrl_lc_escalation.4188202874 |
/workspace/coverage/default/6.sram_ctrl_max_throughput.4029412878 |
/workspace/coverage/default/6.sram_ctrl_mem_partial_access.249763791 |
/workspace/coverage/default/6.sram_ctrl_mem_walk.3086683350 |
/workspace/coverage/default/6.sram_ctrl_multiple_keys.4262360673 |
/workspace/coverage/default/6.sram_ctrl_partial_access.2790601282 |
/workspace/coverage/default/6.sram_ctrl_partial_access_b2b.2619844 |
/workspace/coverage/default/6.sram_ctrl_ram_cfg.1273204450 |
/workspace/coverage/default/6.sram_ctrl_regwen.188929200 |
/workspace/coverage/default/6.sram_ctrl_smoke.1787705448 |
/workspace/coverage/default/6.sram_ctrl_stress_all.1042904915 |
/workspace/coverage/default/6.sram_ctrl_stress_all_with_rand_reset.3553143671 |
/workspace/coverage/default/6.sram_ctrl_stress_pipeline.2852849499 |
/workspace/coverage/default/6.sram_ctrl_throughput_w_partial_write.966988525 |
/workspace/coverage/default/7.sram_ctrl_access_during_key_req.2463515381 |
/workspace/coverage/default/7.sram_ctrl_alert_test.144699812 |
/workspace/coverage/default/7.sram_ctrl_bijection.82827642 |
/workspace/coverage/default/7.sram_ctrl_executable.3759967674 |
/workspace/coverage/default/7.sram_ctrl_lc_escalation.1556972471 |
/workspace/coverage/default/7.sram_ctrl_max_throughput.2608331422 |
/workspace/coverage/default/7.sram_ctrl_mem_partial_access.3614198051 |
/workspace/coverage/default/7.sram_ctrl_mem_walk.2629259523 |
/workspace/coverage/default/7.sram_ctrl_multiple_keys.1328948150 |
/workspace/coverage/default/7.sram_ctrl_partial_access.323911111 |
/workspace/coverage/default/7.sram_ctrl_partial_access_b2b.882781365 |
/workspace/coverage/default/7.sram_ctrl_ram_cfg.2935569717 |
/workspace/coverage/default/7.sram_ctrl_regwen.3487689169 |
/workspace/coverage/default/7.sram_ctrl_smoke.575323713 |
/workspace/coverage/default/7.sram_ctrl_stress_all.522228258 |
/workspace/coverage/default/7.sram_ctrl_stress_pipeline.1956853404 |
/workspace/coverage/default/7.sram_ctrl_throughput_w_partial_write.3182795788 |
/workspace/coverage/default/8.sram_ctrl_access_during_key_req.3335174440 |
/workspace/coverage/default/8.sram_ctrl_alert_test.1571026845 |
/workspace/coverage/default/8.sram_ctrl_bijection.957239814 |
/workspace/coverage/default/8.sram_ctrl_executable.2754352478 |
/workspace/coverage/default/8.sram_ctrl_max_throughput.1812853400 |
/workspace/coverage/default/8.sram_ctrl_mem_partial_access.993621983 |
/workspace/coverage/default/8.sram_ctrl_mem_walk.3028607853 |
/workspace/coverage/default/8.sram_ctrl_multiple_keys.180104823 |
/workspace/coverage/default/8.sram_ctrl_partial_access.1009526516 |
/workspace/coverage/default/8.sram_ctrl_partial_access_b2b.500437154 |
/workspace/coverage/default/8.sram_ctrl_ram_cfg.112179284 |
/workspace/coverage/default/8.sram_ctrl_regwen.3573772475 |
/workspace/coverage/default/8.sram_ctrl_smoke.1286985046 |
/workspace/coverage/default/8.sram_ctrl_stress_all.3736221944 |
/workspace/coverage/default/8.sram_ctrl_stress_all_with_rand_reset.2466524586 |
/workspace/coverage/default/8.sram_ctrl_stress_pipeline.1677622796 |
/workspace/coverage/default/8.sram_ctrl_throughput_w_partial_write.2449829547 |
/workspace/coverage/default/9.sram_ctrl_access_during_key_req.3776329635 |
/workspace/coverage/default/9.sram_ctrl_alert_test.1274156327 |
/workspace/coverage/default/9.sram_ctrl_bijection.1061326962 |
/workspace/coverage/default/9.sram_ctrl_executable.2786284936 |
/workspace/coverage/default/9.sram_ctrl_lc_escalation.2666293868 |
/workspace/coverage/default/9.sram_ctrl_max_throughput.439673305 |
/workspace/coverage/default/9.sram_ctrl_mem_partial_access.1629162534 |
/workspace/coverage/default/9.sram_ctrl_mem_walk.1995908786 |
/workspace/coverage/default/9.sram_ctrl_multiple_keys.1424108333 |
/workspace/coverage/default/9.sram_ctrl_partial_access.3262677303 |
/workspace/coverage/default/9.sram_ctrl_partial_access_b2b.504802957 |
/workspace/coverage/default/9.sram_ctrl_ram_cfg.269255506 |
/workspace/coverage/default/9.sram_ctrl_regwen.2523356477 |
/workspace/coverage/default/9.sram_ctrl_smoke.1576108932 |
/workspace/coverage/default/9.sram_ctrl_stress_all.1838560006 |
/workspace/coverage/default/9.sram_ctrl_stress_all_with_rand_reset.1694013795 |
/workspace/coverage/default/9.sram_ctrl_stress_pipeline.768699528 |
/workspace/coverage/default/9.sram_ctrl_throughput_w_partial_write.2669228797 |
TEST NO | TEST LOCATION | TEST NAME | STATUS | STARTED | FINISHED | SIMULATION TIME |
T1 |
/workspace/coverage/default/38.sram_ctrl_stress_all_with_rand_reset.1987375241 |
|
|
Jan 24 06:27:48 PM PST 24 |
Jan 24 07:13:21 PM PST 24 |
1045620075 ps |
T2 |
/workspace/coverage/default/36.sram_ctrl_mem_partial_access.22717418 |
|
|
Jan 24 06:53:02 PM PST 24 |
Jan 24 06:53:13 PM PST 24 |
174456397 ps |
T3 |
/workspace/coverage/default/49.sram_ctrl_ram_cfg.2268064140 |
|
|
Jan 24 07:03:55 PM PST 24 |
Jan 24 07:03:56 PM PST 24 |
150270514 ps |
T4 |
/workspace/coverage/default/36.sram_ctrl_regwen.1376707314 |
|
|
Jan 24 06:24:58 PM PST 24 |
Jan 24 06:46:21 PM PST 24 |
39171294085 ps |
T9 |
/workspace/coverage/default/1.sram_ctrl_throughput_w_partial_write.3216604686 |
|
|
Jan 24 05:51:41 PM PST 24 |
Jan 24 05:52:02 PM PST 24 |
371890543 ps |
T5 |
/workspace/coverage/default/20.sram_ctrl_partial_access_b2b.3389115505 |
|
|
Jan 24 06:02:18 PM PST 24 |
Jan 24 06:10:04 PM PST 24 |
96460537646 ps |
T10 |
/workspace/coverage/default/5.sram_ctrl_bijection.2758916334 |
|
|
Jan 24 05:48:10 PM PST 24 |
Jan 24 05:49:26 PM PST 24 |
2182953950 ps |
T11 |
/workspace/coverage/default/12.sram_ctrl_executable.709512975 |
|
|
Jan 24 06:11:16 PM PST 24 |
Jan 24 06:28:02 PM PST 24 |
19698394306 ps |
T12 |
/workspace/coverage/default/49.sram_ctrl_throughput_w_partial_write.1896936370 |
|
|
Jan 24 07:08:36 PM PST 24 |
Jan 24 07:09:10 PM PST 24 |
360936030 ps |
T13 |
/workspace/coverage/default/19.sram_ctrl_partial_access_b2b.2235354962 |
|
|
Jan 24 06:08:00 PM PST 24 |
Jan 24 06:11:46 PM PST 24 |
36697283834 ps |
T14 |
/workspace/coverage/default/48.sram_ctrl_stress_all_with_rand_reset.317102081 |
|
|
Jan 24 06:39:28 PM PST 24 |
Jan 24 06:56:12 PM PST 24 |
681238368 ps |
T15 |
/workspace/coverage/default/32.sram_ctrl_access_during_key_req.1532223179 |
|
|
Jan 24 06:19:30 PM PST 24 |
Jan 24 06:19:50 PM PST 24 |
522641827 ps |
T52 |
/workspace/coverage/default/26.sram_ctrl_partial_access_b2b.1316058942 |
|
|
Jan 24 07:46:24 PM PST 24 |
Jan 24 07:51:24 PM PST 24 |
56832336037 ps |
T6 |
/workspace/coverage/default/44.sram_ctrl_stress_all.3828089959 |
|
|
Jan 24 06:34:13 PM PST 24 |
Jan 24 07:01:50 PM PST 24 |
26523554568 ps |
T85 |
/workspace/coverage/default/30.sram_ctrl_partial_access_b2b.1765745735 |
|
|
Jan 24 07:08:34 PM PST 24 |
Jan 24 07:19:27 PM PST 24 |
9379742593 ps |
T62 |
/workspace/coverage/default/14.sram_ctrl_partial_access_b2b.3952873947 |
|
|
Jan 24 05:54:58 PM PST 24 |
Jan 24 05:59:20 PM PST 24 |
14098704493 ps |
T63 |
/workspace/coverage/default/40.sram_ctrl_smoke.2425100561 |
|
|
Jan 24 06:29:00 PM PST 24 |
Jan 24 06:29:40 PM PST 24 |
389043613 ps |
T64 |
/workspace/coverage/default/32.sram_ctrl_multiple_keys.81983091 |
|
|
Jan 24 07:48:48 PM PST 24 |
Jan 24 08:08:31 PM PST 24 |
9938975005 ps |
T30 |
/workspace/coverage/default/6.sram_ctrl_ram_cfg.1273204450 |
|
|
Jan 24 05:49:26 PM PST 24 |
Jan 24 05:49:28 PM PST 24 |
46138583 ps |
T110 |
/workspace/coverage/default/19.sram_ctrl_multiple_keys.2633353504 |
|
|
Jan 24 05:59:39 PM PST 24 |
Jan 24 06:15:03 PM PST 24 |
12547158628 ps |
T111 |
/workspace/coverage/default/19.sram_ctrl_smoke.611235437 |
|
|
Jan 24 05:59:36 PM PST 24 |
Jan 24 05:59:51 PM PST 24 |
228218565 ps |
T112 |
/workspace/coverage/default/8.sram_ctrl_smoke.1286985046 |
|
|
Jan 24 05:50:20 PM PST 24 |
Jan 24 05:50:26 PM PST 24 |
277984002 ps |
T7 |
/workspace/coverage/default/15.sram_ctrl_stress_all.2827690931 |
|
|
Jan 24 05:56:43 PM PST 24 |
Jan 24 06:30:24 PM PST 24 |
30937834580 ps |
T29 |
/workspace/coverage/default/49.sram_ctrl_stress_all_with_rand_reset.578576470 |
|
|
Jan 24 07:01:12 PM PST 24 |
Jan 24 07:15:17 PM PST 24 |
4077419209 ps |
T23 |
/workspace/coverage/default/8.sram_ctrl_alert_test.1571026845 |
|
|
Jan 24 05:50:41 PM PST 24 |
Jan 24 05:50:43 PM PST 24 |
28520375 ps |
T21 |
/workspace/coverage/default/44.sram_ctrl_executable.45819286 |
|
|
Jan 24 06:33:41 PM PST 24 |
Jan 24 06:49:54 PM PST 24 |
129060498212 ps |
T102 |
/workspace/coverage/default/35.sram_ctrl_regwen.2158500863 |
|
|
Jan 24 06:23:21 PM PST 24 |
Jan 24 06:27:51 PM PST 24 |
9572187212 ps |
T16 |
/workspace/coverage/default/44.sram_ctrl_access_during_key_req.2738543265 |
|
|
Jan 24 06:33:40 PM PST 24 |
Jan 24 06:46:57 PM PST 24 |
6412438745 ps |
T24 |
/workspace/coverage/default/20.sram_ctrl_alert_test.337261939 |
|
|
Jan 24 06:39:27 PM PST 24 |
Jan 24 06:39:28 PM PST 24 |
21342601 ps |
T8 |
/workspace/coverage/default/17.sram_ctrl_stress_all.4056188385 |
|
|
Jan 24 05:58:27 PM PST 24 |
Jan 24 06:16:17 PM PST 24 |
109887282649 ps |
T89 |
/workspace/coverage/default/16.sram_ctrl_partial_access_b2b.3131096666 |
|
|
Jan 24 05:56:49 PM PST 24 |
Jan 24 06:03:01 PM PST 24 |
9259439885 ps |
T71 |
/workspace/coverage/default/8.sram_ctrl_mem_partial_access.993621983 |
|
|
Jan 24 07:34:28 PM PST 24 |
Jan 24 07:34:34 PM PST 24 |
68600567 ps |
T17 |
/workspace/coverage/default/28.sram_ctrl_access_during_key_req.1947524093 |
|
|
Jan 24 06:13:58 PM PST 24 |
Jan 24 06:27:30 PM PST 24 |
5348555168 ps |
T113 |
/workspace/coverage/default/35.sram_ctrl_partial_access.3177864155 |
|
|
Jan 24 06:22:58 PM PST 24 |
Jan 24 06:23:12 PM PST 24 |
257741689 ps |
T26 |
/workspace/coverage/default/36.sram_ctrl_stress_all_with_rand_reset.3733798388 |
|
|
Jan 24 06:52:46 PM PST 24 |
Jan 24 07:52:42 PM PST 24 |
5215432871 ps |
T31 |
/workspace/coverage/default/28.sram_ctrl_ram_cfg.1808764093 |
|
|
Jan 24 07:31:58 PM PST 24 |
Jan 24 07:32:07 PM PST 24 |
89929869 ps |
T103 |
/workspace/coverage/default/2.sram_ctrl_stress_all.1548388074 |
|
|
Jan 24 07:19:19 PM PST 24 |
Jan 24 07:57:43 PM PST 24 |
49854674047 ps |
T72 |
/workspace/coverage/default/21.sram_ctrl_mem_partial_access.3371879214 |
|
|
Jan 24 06:06:13 PM PST 24 |
Jan 24 06:06:19 PM PST 24 |
218857619 ps |
T114 |
/workspace/coverage/default/48.sram_ctrl_ram_cfg.1218266541 |
|
|
Jan 24 08:28:22 PM PST 24 |
Jan 24 08:28:24 PM PST 24 |
80556402 ps |
T73 |
/workspace/coverage/default/44.sram_ctrl_mem_partial_access.3427910389 |
|
|
Jan 24 06:34:04 PM PST 24 |
Jan 24 06:34:08 PM PST 24 |
505712355 ps |
T90 |
/workspace/coverage/default/17.sram_ctrl_partial_access_b2b.178890276 |
|
|
Jan 24 05:58:14 PM PST 24 |
Jan 24 06:05:37 PM PST 24 |
77277014242 ps |
T74 |
/workspace/coverage/default/27.sram_ctrl_mem_partial_access.3480337017 |
|
|
Jan 24 06:12:57 PM PST 24 |
Jan 24 06:13:00 PM PST 24 |
44458384 ps |
T115 |
/workspace/coverage/default/6.sram_ctrl_multiple_keys.4262360673 |
|
|
Jan 24 05:48:30 PM PST 24 |
Jan 24 06:11:19 PM PST 24 |
2738299897 ps |
T116 |
/workspace/coverage/default/13.sram_ctrl_bijection.2444901596 |
|
|
Jan 24 07:30:52 PM PST 24 |
Jan 24 07:31:45 PM PST 24 |
6368766229 ps |
T117 |
/workspace/coverage/default/46.sram_ctrl_ram_cfg.862591149 |
|
|
Jan 24 06:36:40 PM PST 24 |
Jan 24 06:36:41 PM PST 24 |
29743772 ps |
T118 |
/workspace/coverage/default/3.sram_ctrl_smoke.2176066765 |
|
|
Jan 24 05:45:35 PM PST 24 |
Jan 24 05:47:03 PM PST 24 |
522678668 ps |
T119 |
/workspace/coverage/default/22.sram_ctrl_stress_pipeline.3368663617 |
|
|
Jan 24 07:35:22 PM PST 24 |
Jan 24 07:37:11 PM PST 24 |
15100453865 ps |
T120 |
/workspace/coverage/default/10.sram_ctrl_partial_access_b2b.306535826 |
|
|
Jan 24 07:34:11 PM PST 24 |
Jan 24 07:40:33 PM PST 24 |
5245800442 ps |
T121 |
/workspace/coverage/default/40.sram_ctrl_stress_pipeline.3973089124 |
|
|
Jan 24 06:29:13 PM PST 24 |
Jan 24 06:34:16 PM PST 24 |
3640758208 ps |
T107 |
/workspace/coverage/default/31.sram_ctrl_executable.376171098 |
|
|
Jan 24 06:18:19 PM PST 24 |
Jan 24 06:23:03 PM PST 24 |
897848809 ps |
T75 |
/workspace/coverage/default/46.sram_ctrl_mem_partial_access.3232400586 |
|
|
Jan 24 06:36:45 PM PST 24 |
Jan 24 06:36:48 PM PST 24 |
207011077 ps |
T122 |
/workspace/coverage/default/38.sram_ctrl_partial_access_b2b.2558655267 |
|
|
Jan 24 06:26:54 PM PST 24 |
Jan 24 06:31:21 PM PST 24 |
26066302196 ps |
T123 |
/workspace/coverage/default/7.sram_ctrl_throughput_w_partial_write.3182795788 |
|
|
Jan 24 05:49:50 PM PST 24 |
Jan 24 05:50:30 PM PST 24 |
376490726 ps |
T124 |
/workspace/coverage/default/13.sram_ctrl_partial_access_b2b.3887444938 |
|
|
Jan 24 07:47:02 PM PST 24 |
Jan 24 07:54:05 PM PST 24 |
23579644946 ps |
T25 |
/workspace/coverage/default/27.sram_ctrl_alert_test.141365586 |
|
|
Jan 24 07:22:32 PM PST 24 |
Jan 24 07:22:33 PM PST 24 |
13093625 ps |
T125 |
/workspace/coverage/default/31.sram_ctrl_smoke.3687099395 |
|
|
Jan 24 06:17:31 PM PST 24 |
Jan 24 06:17:36 PM PST 24 |
278591137 ps |
T126 |
/workspace/coverage/default/15.sram_ctrl_max_throughput.2437754507 |
|
|
Jan 24 05:56:27 PM PST 24 |
Jan 24 05:57:12 PM PST 24 |
174676477 ps |
T127 |
/workspace/coverage/default/39.sram_ctrl_partial_access_b2b.3705630978 |
|
|
Jan 24 06:28:21 PM PST 24 |
Jan 24 06:33:02 PM PST 24 |
16577334851 ps |
T128 |
/workspace/coverage/default/3.sram_ctrl_partial_access_b2b.3964186361 |
|
|
Jan 24 05:46:34 PM PST 24 |
Jan 24 05:51:02 PM PST 24 |
10013705583 ps |
T129 |
/workspace/coverage/default/44.sram_ctrl_max_throughput.3086295874 |
|
|
Jan 24 06:33:21 PM PST 24 |
Jan 24 06:34:47 PM PST 24 |
117066429 ps |
T130 |
/workspace/coverage/default/39.sram_ctrl_smoke.2721342001 |
|
|
Jan 24 06:27:48 PM PST 24 |
Jan 24 06:29:22 PM PST 24 |
2535891020 ps |
T131 |
/workspace/coverage/default/42.sram_ctrl_stress_pipeline.3781944193 |
|
|
Jan 24 08:14:26 PM PST 24 |
Jan 24 08:18:22 PM PST 24 |
7663505959 ps |
T132 |
/workspace/coverage/default/41.sram_ctrl_ram_cfg.3446386878 |
|
|
Jan 24 06:30:51 PM PST 24 |
Jan 24 06:30:52 PM PST 24 |
92217251 ps |
T45 |
/workspace/coverage/default/26.sram_ctrl_stress_all_with_rand_reset.220095917 |
|
|
Jan 24 06:43:20 PM PST 24 |
Jan 24 07:27:24 PM PST 24 |
1135725329 ps |
T27 |
/workspace/coverage/default/43.sram_ctrl_lc_escalation.719398983 |
|
|
Jan 24 07:27:03 PM PST 24 |
Jan 24 07:27:11 PM PST 24 |
657636826 ps |
T133 |
/workspace/coverage/default/16.sram_ctrl_mem_walk.976873293 |
|
|
Jan 24 05:57:03 PM PST 24 |
Jan 24 05:57:09 PM PST 24 |
466089718 ps |
T134 |
/workspace/coverage/default/2.sram_ctrl_smoke.3368984173 |
|
|
Jan 24 05:43:53 PM PST 24 |
Jan 24 05:44:09 PM PST 24 |
714309922 ps |
T46 |
/workspace/coverage/default/0.sram_ctrl_stress_all_with_rand_reset.3436753123 |
|
|
Jan 24 05:56:55 PM PST 24 |
Jan 24 06:43:32 PM PST 24 |
993277590 ps |
T54 |
/workspace/coverage/cover_reg_top/3.sram_ctrl_csr_hw_reset.2038647621 |
|
|
Jan 24 02:28:29 PM PST 24 |
Jan 24 02:28:37 PM PST 24 |
43083303 ps |
T55 |
/workspace/coverage/cover_reg_top/5.sram_ctrl_csr_rw.3210995347 |
|
|
Jan 24 02:28:40 PM PST 24 |
Jan 24 02:28:44 PM PST 24 |
46848721 ps |
T56 |
/workspace/coverage/cover_reg_top/2.sram_ctrl_csr_bit_bash.595371593 |
|
|
Jan 24 02:28:21 PM PST 24 |
Jan 24 02:28:37 PM PST 24 |
198545030 ps |
T47 |
/workspace/coverage/cover_reg_top/15.sram_ctrl_csr_mem_rw_with_rand_reset.3567585814 |
|
|
Jan 24 02:29:36 PM PST 24 |
Jan 24 02:29:50 PM PST 24 |
55089434 ps |
T48 |
/workspace/coverage/cover_reg_top/8.sram_ctrl_csr_mem_rw_with_rand_reset.646132160 |
|
|
Jan 24 02:29:00 PM PST 24 |
Jan 24 02:29:17 PM PST 24 |
95931527 ps |
T86 |
/workspace/coverage/cover_reg_top/8.sram_ctrl_same_csr_outstanding.94826355 |
|
|
Jan 24 02:29:02 PM PST 24 |
Jan 24 02:29:19 PM PST 24 |
45608626 ps |
T49 |
/workspace/coverage/cover_reg_top/12.sram_ctrl_csr_mem_rw_with_rand_reset.1405730511 |
|
|
Jan 24 02:29:22 PM PST 24 |
Jan 24 02:29:38 PM PST 24 |
38173063 ps |
T50 |
/workspace/coverage/cover_reg_top/3.sram_ctrl_tl_errors.1491185164 |
|
|
Jan 24 02:28:27 PM PST 24 |
Jan 24 02:28:39 PM PST 24 |
312738564 ps |
T57 |
/workspace/coverage/cover_reg_top/17.sram_ctrl_csr_rw.4229260543 |
|
|
Jan 24 02:29:34 PM PST 24 |
Jan 24 02:29:48 PM PST 24 |
19880541 ps |
T51 |
/workspace/coverage/cover_reg_top/10.sram_ctrl_tl_errors.2932527996 |
|
|
Jan 24 02:29:10 PM PST 24 |
Jan 24 02:29:32 PM PST 24 |
80401712 ps |
T135 |
/workspace/coverage/cover_reg_top/1.sram_ctrl_csr_mem_rw_with_rand_reset.1972994539 |
|
|
Jan 24 02:28:08 PM PST 24 |
Jan 24 02:28:26 PM PST 24 |
75600005 ps |
T58 |
/workspace/coverage/cover_reg_top/13.sram_ctrl_csr_rw.1325736688 |
|
|
Jan 24 02:29:26 PM PST 24 |
Jan 24 02:29:39 PM PST 24 |
15817443 ps |
T53 |
/workspace/coverage/cover_reg_top/11.sram_ctrl_csr_mem_rw_with_rand_reset.1815512036 |
|
|
Jan 24 02:29:24 PM PST 24 |
Jan 24 02:29:39 PM PST 24 |
96443968 ps |
T87 |
/workspace/coverage/cover_reg_top/10.sram_ctrl_same_csr_outstanding.3218370866 |
|
|
Jan 24 02:29:12 PM PST 24 |
Jan 24 02:29:33 PM PST 24 |
38857561 ps |
T88 |
/workspace/coverage/cover_reg_top/9.sram_ctrl_csr_rw.58634238 |
|
|
Jan 24 02:29:09 PM PST 24 |
Jan 24 02:29:30 PM PST 24 |
44478863 ps |
T59 |
/workspace/coverage/cover_reg_top/4.sram_ctrl_same_csr_outstanding.3039251136 |
|
|
Jan 24 02:28:46 PM PST 24 |
Jan 24 02:28:53 PM PST 24 |
46427843 ps |
T42 |
/workspace/coverage/cover_reg_top/1.sram_ctrl_tl_intg_err.1059490705 |
|
|
Jan 24 02:28:01 PM PST 24 |
Jan 24 02:28:22 PM PST 24 |
688449972 ps |
T43 |
/workspace/coverage/cover_reg_top/7.sram_ctrl_tl_intg_err.1045780205 |
|
|
Jan 24 02:28:50 PM PST 24 |
Jan 24 02:29:02 PM PST 24 |
726164689 ps |
T60 |
/workspace/coverage/cover_reg_top/14.sram_ctrl_same_csr_outstanding.1671437079 |
|
|
Jan 24 02:29:34 PM PST 24 |
Jan 24 02:29:47 PM PST 24 |
70584856 ps |
T61 |
/workspace/coverage/cover_reg_top/2.sram_ctrl_csr_rw.758105262 |
|
|
Jan 24 02:28:21 PM PST 24 |
Jan 24 02:28:36 PM PST 24 |
13843162 ps |
T68 |
/workspace/coverage/cover_reg_top/1.sram_ctrl_csr_bit_bash.1175692840 |
|
|
Jan 24 02:28:07 PM PST 24 |
Jan 24 02:28:26 PM PST 24 |
50206660 ps |
T44 |
/workspace/coverage/cover_reg_top/17.sram_ctrl_tl_intg_err.702552769 |
|
|
Jan 24 02:54:18 PM PST 24 |
Jan 24 02:54:44 PM PST 24 |
485934113 ps |
T65 |
/workspace/coverage/cover_reg_top/1.sram_ctrl_csr_rw.4123281052 |
|
|
Jan 24 02:28:07 PM PST 24 |
Jan 24 02:28:25 PM PST 24 |
17330008 ps |
T69 |
/workspace/coverage/cover_reg_top/13.sram_ctrl_tl_errors.1330632441 |
|
|
Jan 24 02:29:26 PM PST 24 |
Jan 24 02:29:42 PM PST 24 |
227499431 ps |
T70 |
/workspace/coverage/cover_reg_top/11.sram_ctrl_tl_intg_err.1841620858 |
|
|
Jan 24 02:29:22 PM PST 24 |
Jan 24 02:29:39 PM PST 24 |
473845771 ps |
T81 |
/workspace/coverage/cover_reg_top/4.sram_ctrl_tl_intg_err.1664238310 |
|
|
Jan 24 02:28:28 PM PST 24 |
Jan 24 02:28:38 PM PST 24 |
104785927 ps |
T82 |
/workspace/coverage/cover_reg_top/16.sram_ctrl_csr_mem_rw_with_rand_reset.3937077198 |
|
|
Jan 24 02:49:25 PM PST 24 |
Jan 24 02:49:39 PM PST 24 |
64817875 ps |
T83 |
/workspace/coverage/cover_reg_top/19.sram_ctrl_tl_errors.940806676 |
|
|
Jan 24 02:29:49 PM PST 24 |
Jan 24 02:30:06 PM PST 24 |
146893712 ps |
T96 |
/workspace/coverage/cover_reg_top/3.sram_ctrl_tl_intg_err.2972685301 |
|
|
Jan 24 02:28:31 PM PST 24 |
Jan 24 02:28:40 PM PST 24 |
380730701 ps |
T136 |
/workspace/coverage/cover_reg_top/3.sram_ctrl_csr_bit_bash.1205437879 |
|
|
Jan 24 02:28:30 PM PST 24 |
Jan 24 02:28:39 PM PST 24 |
1012158659 ps |
T137 |
/workspace/coverage/cover_reg_top/5.sram_ctrl_csr_mem_rw_with_rand_reset.1046805507 |
|
|
Jan 24 02:28:42 PM PST 24 |
Jan 24 02:28:47 PM PST 24 |
33300371 ps |
T138 |
/workspace/coverage/cover_reg_top/8.sram_ctrl_tl_errors.2004964825 |
|
|
Jan 24 02:28:50 PM PST 24 |
Jan 24 02:29:04 PM PST 24 |
68290389 ps |
T139 |
/workspace/coverage/cover_reg_top/0.sram_ctrl_csr_mem_rw_with_rand_reset.1036611246 |
|
|
Jan 24 02:28:00 PM PST 24 |
Jan 24 02:28:19 PM PST 24 |
66609217 ps |
T140 |
/workspace/coverage/cover_reg_top/4.sram_ctrl_csr_mem_rw_with_rand_reset.1910735482 |
|
|
Jan 24 02:28:45 PM PST 24 |
Jan 24 02:28:49 PM PST 24 |
39493298 ps |
T141 |
/workspace/coverage/cover_reg_top/1.sram_ctrl_csr_aliasing.3019699398 |
|
|
Jan 24 02:28:08 PM PST 24 |
Jan 24 02:28:25 PM PST 24 |
45333427 ps |
T99 |
/workspace/coverage/cover_reg_top/10.sram_ctrl_tl_intg_err.987088238 |
|
|
Jan 24 02:29:06 PM PST 24 |
Jan 24 02:29:27 PM PST 24 |
259054131 ps |
T142 |
/workspace/coverage/cover_reg_top/4.sram_ctrl_csr_bit_bash.3115987111 |
|
|
Jan 24 02:28:42 PM PST 24 |
Jan 24 02:28:47 PM PST 24 |
43826060 ps |
T66 |
/workspace/coverage/cover_reg_top/1.sram_ctrl_csr_hw_reset.263359627 |
|
|
Jan 24 02:50:59 PM PST 24 |
Jan 24 02:51:15 PM PST 24 |
15814643 ps |
T143 |
/workspace/coverage/cover_reg_top/11.sram_ctrl_tl_errors.551345883 |
|
|
Jan 24 02:29:27 PM PST 24 |
Jan 24 02:29:43 PM PST 24 |
521091539 ps |
T144 |
/workspace/coverage/cover_reg_top/2.sram_ctrl_tl_errors.2665656951 |
|
|
Jan 24 02:28:06 PM PST 24 |
Jan 24 02:28:25 PM PST 24 |
104376869 ps |
T97 |
/workspace/coverage/cover_reg_top/16.sram_ctrl_tl_intg_err.1923704267 |
|
|
Jan 24 02:29:35 PM PST 24 |
Jan 24 02:29:51 PM PST 24 |
510548666 ps |
T95 |
/workspace/coverage/cover_reg_top/5.sram_ctrl_tl_intg_err.67413124 |
|
|
Jan 24 02:28:44 PM PST 24 |
Jan 24 02:28:48 PM PST 24 |
517803905 ps |
T91 |
/workspace/coverage/cover_reg_top/6.sram_ctrl_same_csr_outstanding.3947187848 |
|
|
Jan 24 02:28:41 PM PST 24 |
Jan 24 02:28:44 PM PST 24 |
38285250 ps |
T67 |
/workspace/coverage/cover_reg_top/4.sram_ctrl_csr_aliasing.116629561 |
|
|
Jan 24 02:28:41 PM PST 24 |
Jan 24 02:28:44 PM PST 24 |
39711878 ps |
T92 |
/workspace/coverage/cover_reg_top/17.sram_ctrl_same_csr_outstanding.1751790123 |
|
|
Jan 24 02:29:42 PM PST 24 |
Jan 24 02:29:57 PM PST 24 |
242472768 ps |
T145 |
/workspace/coverage/cover_reg_top/19.sram_ctrl_tl_intg_err.2169972770 |
|
|
Jan 24 02:29:49 PM PST 24 |
Jan 24 02:30:03 PM PST 24 |
1861153952 ps |
T93 |
/workspace/coverage/cover_reg_top/8.sram_ctrl_csr_rw.2537061783 |
|
|
Jan 24 02:28:59 PM PST 24 |
Jan 24 02:29:15 PM PST 24 |
13486064 ps |
T146 |
/workspace/coverage/cover_reg_top/15.sram_ctrl_tl_intg_err.3735498569 |
|
|
Jan 24 02:29:32 PM PST 24 |
Jan 24 02:29:47 PM PST 24 |
1234139403 ps |
T94 |
/workspace/coverage/cover_reg_top/9.sram_ctrl_same_csr_outstanding.305971193 |
|
|
Jan 24 02:29:11 PM PST 24 |
Jan 24 02:29:32 PM PST 24 |
139170723 ps |
T147 |
/workspace/coverage/cover_reg_top/3.sram_ctrl_same_csr_outstanding.853329823 |
|
|
Jan 24 02:28:28 PM PST 24 |
Jan 24 02:28:37 PM PST 24 |
52687578 ps |
T148 |
/workspace/coverage/cover_reg_top/13.sram_ctrl_tl_intg_err.1718792509 |
|
|
Jan 24 02:29:29 PM PST 24 |
Jan 24 02:29:44 PM PST 24 |
1338857201 ps |
T149 |
/workspace/coverage/cover_reg_top/8.sram_ctrl_tl_intg_err.2512360677 |
|
|
Jan 24 02:28:50 PM PST 24 |
Jan 24 02:29:00 PM PST 24 |
67877655 ps |
T150 |
/workspace/coverage/cover_reg_top/0.sram_ctrl_csr_hw_reset.3365438202 |
|
|
Jan 24 02:39:20 PM PST 24 |
Jan 24 02:39:37 PM PST 24 |
133641732 ps |
T98 |
/workspace/coverage/cover_reg_top/2.sram_ctrl_tl_intg_err.1165780479 |
|
|
Jan 24 02:28:08 PM PST 24 |
Jan 24 02:28:26 PM PST 24 |
565083155 ps |
T151 |
/workspace/coverage/cover_reg_top/6.sram_ctrl_tl_errors.797495934 |
|
|
Jan 24 02:28:41 PM PST 24 |
Jan 24 02:28:46 PM PST 24 |
70551138 ps |
T152 |
/workspace/coverage/cover_reg_top/1.sram_ctrl_tl_errors.2781339463 |
|
|
Jan 24 02:28:03 PM PST 24 |
Jan 24 02:28:24 PM PST 24 |
221187770 ps |
T153 |
/workspace/coverage/cover_reg_top/5.sram_ctrl_tl_errors.1693374456 |
|
|
Jan 24 02:28:44 PM PST 24 |
Jan 24 02:28:48 PM PST 24 |
92237440 ps |
T154 |
/workspace/coverage/cover_reg_top/0.sram_ctrl_same_csr_outstanding.383314572 |
|
|
Jan 24 02:37:26 PM PST 24 |
Jan 24 02:37:57 PM PST 24 |
51585126 ps |
T155 |
/workspace/coverage/cover_reg_top/2.sram_ctrl_csr_mem_rw_with_rand_reset.3266517741 |
|
|
Jan 24 02:28:20 PM PST 24 |
Jan 24 02:28:37 PM PST 24 |
160833997 ps |
T156 |
/workspace/coverage/cover_reg_top/2.sram_ctrl_csr_hw_reset.69893145 |
|
|
Jan 24 02:52:08 PM PST 24 |
Jan 24 02:52:12 PM PST 24 |
19094307 ps |
T157 |
/workspace/coverage/cover_reg_top/0.sram_ctrl_csr_bit_bash.2186486017 |
|
|
Jan 24 02:27:43 PM PST 24 |
Jan 24 02:28:13 PM PST 24 |
45222298 ps |
T158 |
/workspace/coverage/cover_reg_top/9.sram_ctrl_csr_mem_rw_with_rand_reset.1393103375 |
|
|
Jan 24 02:29:15 PM PST 24 |
Jan 24 02:29:35 PM PST 24 |
71106580 ps |
T159 |
/workspace/coverage/cover_reg_top/14.sram_ctrl_csr_mem_rw_with_rand_reset.1243048826 |
|
|
Jan 24 02:29:32 PM PST 24 |
Jan 24 02:29:46 PM PST 24 |
73564139 ps |
T160 |
/workspace/coverage/cover_reg_top/12.sram_ctrl_tl_errors.815672162 |
|
|
Jan 24 02:29:27 PM PST 24 |
Jan 24 02:29:41 PM PST 24 |
55941333 ps |
T161 |
/workspace/coverage/cover_reg_top/9.sram_ctrl_tl_intg_err.1840762374 |
|
|
Jan 24 02:29:02 PM PST 24 |
Jan 24 02:29:20 PM PST 24 |
481241778 ps |
T162 |
/workspace/coverage/cover_reg_top/18.sram_ctrl_tl_errors.1151402475 |
|
|
Jan 24 02:29:51 PM PST 24 |
Jan 24 02:30:08 PM PST 24 |
156225775 ps |
T163 |
/workspace/coverage/cover_reg_top/12.sram_ctrl_same_csr_outstanding.2689521398 |
|
|
Jan 24 02:29:21 PM PST 24 |
Jan 24 02:29:37 PM PST 24 |
58057481 ps |
T164 |
/workspace/coverage/cover_reg_top/19.sram_ctrl_csr_mem_rw_with_rand_reset.2083136848 |
|
|
Jan 24 04:01:57 PM PST 24 |
Jan 24 04:02:01 PM PST 24 |
36649174 ps |
T101 |
/workspace/coverage/cover_reg_top/14.sram_ctrl_tl_intg_err.309611295 |
|
|
Jan 24 02:29:35 PM PST 24 |
Jan 24 02:29:50 PM PST 24 |
503301271 ps |
T165 |
/workspace/coverage/cover_reg_top/13.sram_ctrl_csr_mem_rw_with_rand_reset.2105149580 |
|
|
Jan 24 02:29:20 PM PST 24 |
Jan 24 02:29:38 PM PST 24 |
275262715 ps |
T166 |
/workspace/coverage/cover_reg_top/15.sram_ctrl_tl_errors.4075300169 |
|
|
Jan 24 02:29:35 PM PST 24 |
Jan 24 02:29:51 PM PST 24 |
35076812 ps |
T167 |
/workspace/coverage/cover_reg_top/7.sram_ctrl_tl_errors.51592147 |
|
|
Jan 24 02:28:49 PM PST 24 |
Jan 24 02:28:59 PM PST 24 |
87297370 ps |
T168 |
/workspace/coverage/cover_reg_top/10.sram_ctrl_csr_mem_rw_with_rand_reset.1163304583 |
|
|
Jan 24 02:29:21 PM PST 24 |
Jan 24 02:29:38 PM PST 24 |
35631681 ps |
T169 |
/workspace/coverage/cover_reg_top/0.sram_ctrl_tl_errors.3316253545 |
|
|
Jan 24 02:27:43 PM PST 24 |
Jan 24 02:28:15 PM PST 24 |
498034046 ps |
T170 |
/workspace/coverage/cover_reg_top/11.sram_ctrl_same_csr_outstanding.1233431987 |
|
|
Jan 24 02:29:26 PM PST 24 |
Jan 24 02:29:39 PM PST 24 |
35745391 ps |
T171 |
/workspace/coverage/cover_reg_top/2.sram_ctrl_csr_aliasing.1154237684 |
|
|
Jan 24 02:28:15 PM PST 24 |
Jan 24 02:28:33 PM PST 24 |
17030779 ps |
T172 |
/workspace/coverage/cover_reg_top/11.sram_ctrl_csr_rw.2082314772 |
|
|
Jan 24 02:29:22 PM PST 24 |
Jan 24 02:29:38 PM PST 24 |
13150283 ps |
T173 |
/workspace/coverage/cover_reg_top/3.sram_ctrl_csr_mem_rw_with_rand_reset.3666856047 |
|
|
Jan 24 02:28:28 PM PST 24 |
Jan 24 02:28:37 PM PST 24 |
54502522 ps |
T174 |
/workspace/coverage/cover_reg_top/0.sram_ctrl_tl_intg_err.1841565445 |
|
|
Jan 24 02:27:44 PM PST 24 |
Jan 24 02:28:14 PM PST 24 |
561662139 ps |
T76 |
/workspace/coverage/cover_reg_top/3.sram_ctrl_csr_aliasing.1374176650 |
|
|
Jan 24 02:28:30 PM PST 24 |
Jan 24 02:28:38 PM PST 24 |
20431410 ps |
T175 |
/workspace/coverage/cover_reg_top/6.sram_ctrl_csr_rw.361167312 |
|
|
Jan 24 02:28:39 PM PST 24 |
Jan 24 02:28:43 PM PST 24 |
22242122 ps |
T176 |
/workspace/coverage/cover_reg_top/16.sram_ctrl_csr_rw.1503456278 |
|
|
Jan 24 02:29:32 PM PST 24 |
Jan 24 02:29:44 PM PST 24 |
39533125 ps |
T177 |
/workspace/coverage/cover_reg_top/15.sram_ctrl_csr_rw.3309360300 |
|
|
Jan 24 02:29:32 PM PST 24 |
Jan 24 02:29:45 PM PST 24 |
130076477 ps |
T178 |
/workspace/coverage/cover_reg_top/12.sram_ctrl_tl_intg_err.497538323 |
|
|
Jan 24 02:29:25 PM PST 24 |
Jan 24 02:29:42 PM PST 24 |
4213474400 ps |
T179 |
/workspace/coverage/cover_reg_top/4.sram_ctrl_csr_rw.3410341181 |
|
|
Jan 24 02:28:44 PM PST 24 |
Jan 24 02:28:47 PM PST 24 |
15630885 ps |
T180 |
/workspace/coverage/cover_reg_top/4.sram_ctrl_tl_errors.4059300523 |
|
|
Jan 24 02:28:31 PM PST 24 |
Jan 24 02:28:41 PM PST 24 |
436734856 ps |
T181 |
/workspace/coverage/cover_reg_top/7.sram_ctrl_same_csr_outstanding.2927628472 |
|
|
Jan 24 02:28:50 PM PST 24 |
Jan 24 02:29:01 PM PST 24 |
43241088 ps |
T182 |
/workspace/coverage/cover_reg_top/7.sram_ctrl_csr_mem_rw_with_rand_reset.2810667697 |
|
|
Jan 24 02:28:49 PM PST 24 |
Jan 24 02:28:57 PM PST 24 |
198026609 ps |
T183 |
/workspace/coverage/cover_reg_top/18.sram_ctrl_csr_mem_rw_with_rand_reset.3820558114 |
|
|
Jan 24 02:29:43 PM PST 24 |
Jan 24 02:29:58 PM PST 24 |
80886996 ps |
T184 |
/workspace/coverage/cover_reg_top/0.sram_ctrl_csr_rw.2319997068 |
|
|
Jan 24 02:27:43 PM PST 24 |
Jan 24 02:28:12 PM PST 24 |
13893653 ps |
T185 |
/workspace/coverage/cover_reg_top/18.sram_ctrl_same_csr_outstanding.3203655362 |
|
|
Jan 24 02:29:48 PM PST 24 |
Jan 24 02:30:00 PM PST 24 |
22027515 ps |
T186 |
/workspace/coverage/cover_reg_top/1.sram_ctrl_same_csr_outstanding.1488070995 |
|
|
Jan 24 02:28:06 PM PST 24 |
Jan 24 02:28:23 PM PST 24 |
20908696 ps |
T187 |
/workspace/coverage/cover_reg_top/16.sram_ctrl_tl_errors.600681425 |
|
|
Jan 24 02:29:31 PM PST 24 |
Jan 24 02:29:44 PM PST 24 |
181696532 ps |
T188 |
/workspace/coverage/cover_reg_top/12.sram_ctrl_csr_rw.3704562853 |
|
|
Jan 24 02:29:23 PM PST 24 |
Jan 24 02:29:38 PM PST 24 |
21812337 ps |
T189 |
/workspace/coverage/cover_reg_top/9.sram_ctrl_tl_errors.2038103641 |
|
|
Jan 24 02:29:02 PM PST 24 |
Jan 24 02:29:20 PM PST 24 |
61445603 ps |
T77 |
/workspace/coverage/cover_reg_top/19.sram_ctrl_csr_rw.1136109559 |
|
|
Jan 24 02:52:14 PM PST 24 |
Jan 24 02:52:20 PM PST 24 |
14317169 ps |
T190 |
/workspace/coverage/cover_reg_top/4.sram_ctrl_csr_hw_reset.3375101081 |
|
|
Jan 24 02:28:47 PM PST 24 |
Jan 24 02:28:55 PM PST 24 |
25462719 ps |
T191 |
/workspace/coverage/cover_reg_top/17.sram_ctrl_tl_errors.195368587 |
|
|
Jan 24 02:29:36 PM PST 24 |
Jan 24 02:29:51 PM PST 24 |
46005739 ps |
T192 |
/workspace/coverage/cover_reg_top/10.sram_ctrl_csr_rw.114066282 |
|
|
Jan 24 02:29:12 PM PST 24 |
Jan 24 02:29:32 PM PST 24 |
15589641 ps |
T193 |
/workspace/coverage/cover_reg_top/18.sram_ctrl_tl_intg_err.32192992 |
|
|
Jan 24 02:29:49 PM PST 24 |
Jan 24 02:30:04 PM PST 24 |
271158572 ps |
T194 |
/workspace/coverage/cover_reg_top/17.sram_ctrl_csr_mem_rw_with_rand_reset.1673858224 |
|
|
Jan 24 02:29:49 PM PST 24 |
Jan 24 02:30:04 PM PST 24 |
41547584 ps |
T195 |
/workspace/coverage/cover_reg_top/18.sram_ctrl_csr_rw.1850476067 |
|
|
Jan 24 02:29:44 PM PST 24 |
Jan 24 02:29:58 PM PST 24 |
14059547 ps |
T196 |
/workspace/coverage/cover_reg_top/2.sram_ctrl_same_csr_outstanding.714628500 |
|
|
Jan 24 02:28:17 PM PST 24 |
Jan 24 02:28:34 PM PST 24 |
176477588 ps |
T197 |
/workspace/coverage/cover_reg_top/6.sram_ctrl_csr_mem_rw_with_rand_reset.3229450237 |
|
|
Jan 24 02:28:52 PM PST 24 |
Jan 24 02:29:05 PM PST 24 |
46581248 ps |
T198 |
/workspace/coverage/cover_reg_top/3.sram_ctrl_csr_rw.2731434997 |
|
|
Jan 24 02:28:29 PM PST 24 |
Jan 24 02:28:38 PM PST 24 |
16238996 ps |
T199 |
/workspace/coverage/cover_reg_top/16.sram_ctrl_same_csr_outstanding.248149650 |
|
|
Jan 24 02:29:34 PM PST 24 |
Jan 24 02:29:48 PM PST 24 |
62575723 ps |
T200 |
/workspace/coverage/cover_reg_top/13.sram_ctrl_same_csr_outstanding.2511967919 |
|
|
Jan 24 02:29:25 PM PST 24 |
Jan 24 02:29:39 PM PST 24 |
107103653 ps |
T201 |
/workspace/coverage/cover_reg_top/14.sram_ctrl_tl_errors.2933167151 |
|
|
Jan 24 02:29:29 PM PST 24 |
Jan 24 02:29:43 PM PST 24 |
351242831 ps |
T202 |
/workspace/coverage/cover_reg_top/19.sram_ctrl_same_csr_outstanding.146037485 |
|
|
Jan 24 02:29:50 PM PST 24 |
Jan 24 02:30:04 PM PST 24 |
24624240 ps |
T203 |
/workspace/coverage/cover_reg_top/5.sram_ctrl_same_csr_outstanding.3398272933 |
|
|
Jan 24 02:28:45 PM PST 24 |
Jan 24 02:28:48 PM PST 24 |
86050761 ps |
T204 |
/workspace/coverage/cover_reg_top/14.sram_ctrl_csr_rw.1482637841 |
|
|
Jan 24 03:37:51 PM PST 24 |
Jan 24 03:37:53 PM PST 24 |
66371235 ps |
T205 |
/workspace/coverage/cover_reg_top/15.sram_ctrl_same_csr_outstanding.1931493045 |
|
|
Jan 24 02:49:48 PM PST 24 |
Jan 24 02:50:10 PM PST 24 |
67392983 ps |
T100 |
/workspace/coverage/cover_reg_top/6.sram_ctrl_tl_intg_err.127913048 |
|
|
Jan 24 02:28:40 PM PST 24 |
Jan 24 02:28:45 PM PST 24 |
461475613 ps |
T206 |
/workspace/coverage/cover_reg_top/7.sram_ctrl_csr_rw.1112792730 |
|
|
Jan 24 02:28:47 PM PST 24 |
Jan 24 02:28:54 PM PST 24 |
44165294 ps |
T207 |
/workspace/coverage/default/30.sram_ctrl_stress_pipeline.2873818005 |
|
|
Jan 24 07:30:24 PM PST 24 |
Jan 24 07:34:49 PM PST 24 |
9798532074 ps |
T208 |
/workspace/coverage/default/21.sram_ctrl_max_throughput.3491934906 |
|
|
Jan 24 06:04:56 PM PST 24 |
Jan 24 06:05:53 PM PST 24 |
387825904 ps |
T209 |
/workspace/coverage/default/3.sram_ctrl_stress_all_with_rand_reset.1356326375 |
|
|
Jan 24 07:00:32 PM PST 24 |
Jan 24 08:24:20 PM PST 24 |
7429245539 ps |
T210 |
/workspace/coverage/default/4.sram_ctrl_max_throughput.250029090 |
|
|
Jan 24 05:51:52 PM PST 24 |
Jan 24 05:51:57 PM PST 24 |
162039488 ps |
T78 |
/workspace/coverage/default/14.sram_ctrl_access_during_key_req.3667701090 |
|
|
Jan 24 07:53:58 PM PST 24 |
Jan 24 08:05:22 PM PST 24 |
6660899802 ps |
T84 |
/workspace/coverage/default/49.sram_ctrl_access_during_key_req.1504502110 |
|
|
Jan 24 06:40:23 PM PST 24 |
Jan 24 06:47:16 PM PST 24 |
28466843809 ps |
T211 |
/workspace/coverage/default/33.sram_ctrl_mem_partial_access.2181105934 |
|
|
Jan 24 06:20:55 PM PST 24 |
Jan 24 06:21:00 PM PST 24 |
186791257 ps |
T212 |
/workspace/coverage/default/46.sram_ctrl_partial_access_b2b.551814302 |
|
|
Jan 24 06:35:58 PM PST 24 |
Jan 24 06:39:44 PM PST 24 |
8843761614 ps |
T213 |
/workspace/coverage/default/41.sram_ctrl_multiple_keys.3815515340 |
|
|
Jan 24 06:30:02 PM PST 24 |
Jan 24 07:03:13 PM PST 24 |
40226632839 ps |
T214 |
/workspace/coverage/default/29.sram_ctrl_mem_walk.3228818606 |
|
|
Jan 24 06:15:42 PM PST 24 |
Jan 24 06:15:47 PM PST 24 |
351302572 ps |
T215 |
/workspace/coverage/default/9.sram_ctrl_stress_pipeline.768699528 |
|
|
Jan 24 05:51:04 PM PST 24 |
Jan 24 05:55:12 PM PST 24 |
2494573134 ps |
T216 |
/workspace/coverage/default/9.sram_ctrl_stress_all_with_rand_reset.1694013795 |
|
|
Jan 24 05:52:14 PM PST 24 |
Jan 24 06:39:53 PM PST 24 |
4696004776 ps |
T217 |
/workspace/coverage/default/15.sram_ctrl_mem_walk.355677952 |
|
|
Jan 24 06:03:50 PM PST 24 |
Jan 24 06:04:01 PM PST 24 |
2954908961 ps |
T218 |
/workspace/coverage/default/29.sram_ctrl_access_during_key_req.2184623601 |
|
|
Jan 24 07:54:38 PM PST 24 |
Jan 24 08:24:29 PM PST 24 |
3863122091 ps |
T22 |
/workspace/coverage/default/32.sram_ctrl_executable.365934278 |
|
|
Jan 24 06:19:24 PM PST 24 |
Jan 24 06:39:39 PM PST 24 |
86366229694 ps |
T219 |
/workspace/coverage/default/24.sram_ctrl_ram_cfg.687121390 |
|
|
Jan 24 06:09:07 PM PST 24 |
Jan 24 06:09:08 PM PST 24 |
79881599 ps |
T220 |
/workspace/coverage/default/1.sram_ctrl_partial_access_b2b.10838237 |
|
|
Jan 24 05:43:11 PM PST 24 |
Jan 24 05:49:45 PM PST 24 |
66073730135 ps |
T221 |
/workspace/coverage/default/46.sram_ctrl_throughput_w_partial_write.1381411901 |
|
|
Jan 24 06:44:39 PM PST 24 |
Jan 24 06:44:45 PM PST 24 |
202789052 ps |
T18 |
/workspace/coverage/default/1.sram_ctrl_sec_cm.1490655008 |
|
|
Jan 24 07:06:45 PM PST 24 |
Jan 24 07:06:47 PM PST 24 |
201586743 ps |
T34 |
/workspace/coverage/default/38.sram_ctrl_mem_partial_access.3082021765 |
|
|
Jan 24 08:03:35 PM PST 24 |
Jan 24 08:03:44 PM PST 24 |
45194727 ps |
T105 |
/workspace/coverage/default/45.sram_ctrl_stress_all.1004962714 |
|
|
Jan 24 06:35:29 PM PST 24 |
Jan 24 08:00:26 PM PST 24 |
327298601075 ps |
T222 |
/workspace/coverage/default/6.sram_ctrl_stress_pipeline.2852849499 |
|
|
Jan 24 05:48:40 PM PST 24 |
Jan 24 05:50:51 PM PST 24 |
1368611834 ps |
T223 |
/workspace/coverage/default/12.sram_ctrl_stress_all_with_rand_reset.1473758143 |
|
|
Jan 24 05:53:58 PM PST 24 |
Jan 24 06:28:15 PM PST 24 |
679285252 ps |
T224 |
/workspace/coverage/default/27.sram_ctrl_partial_access.166911388 |
|
|
Jan 24 06:12:05 PM PST 24 |
Jan 24 06:12:57 PM PST 24 |
972562101 ps |
T225 |
/workspace/coverage/default/44.sram_ctrl_partial_access_b2b.749538920 |
|
|
Jan 24 09:12:57 PM PST 24 |
Jan 24 09:18:28 PM PST 24 |
66091538953 ps |
T108 |
/workspace/coverage/default/13.sram_ctrl_regwen.523636059 |
|
|
Jan 24 06:31:36 PM PST 24 |
Jan 24 06:56:19 PM PST 24 |
3803155468 ps |
T19 |
/workspace/coverage/default/4.sram_ctrl_sec_cm.1077748849 |
|
|
Jan 24 06:13:34 PM PST 24 |
Jan 24 06:13:37 PM PST 24 |
645363434 ps |
T35 |
/workspace/coverage/default/36.sram_ctrl_multiple_keys.1204829547 |
|
|
Jan 24 07:37:50 PM PST 24 |
Jan 24 07:49:13 PM PST 24 |
48174748917 ps |
T36 |
/workspace/coverage/default/27.sram_ctrl_partial_access_b2b.3959832240 |
|
|
Jan 24 06:12:14 PM PST 24 |
Jan 24 06:18:36 PM PST 24 |
30900867185 ps |
T37 |
/workspace/coverage/default/17.sram_ctrl_max_throughput.3573725416 |
|
|
Jan 24 05:58:17 PM PST 24 |
Jan 24 05:58:24 PM PST 24 |
97807661 ps |
T38 |
/workspace/coverage/default/5.sram_ctrl_alert_test.2353080985 |
|
|
Jan 24 06:03:46 PM PST 24 |
Jan 24 06:03:47 PM PST 24 |
18289440 ps |
T39 |
/workspace/coverage/default/47.sram_ctrl_throughput_w_partial_write.1876469848 |
|
|
Jan 24 06:37:45 PM PST 24 |
Jan 24 06:38:15 PM PST 24 |
94838080 ps |
T40 |
/workspace/coverage/default/27.sram_ctrl_access_during_key_req.3624883345 |
|
|
Jan 24 06:12:39 PM PST 24 |
Jan 24 06:32:08 PM PST 24 |
3226549319 ps |
T41 |
/workspace/coverage/default/24.sram_ctrl_multiple_keys.2708146515 |
|
|
Jan 24 06:08:04 PM PST 24 |
Jan 24 06:17:01 PM PST 24 |
5645148184 ps |
T226 |
/workspace/coverage/default/48.sram_ctrl_access_during_key_req.3290417861 |
|
|
Jan 24 06:39:04 PM PST 24 |
Jan 24 06:53:05 PM PST 24 |
10990588823 ps |
T227 |
/workspace/coverage/default/33.sram_ctrl_regwen.18744955 |
|
|
Jan 24 06:20:41 PM PST 24 |
Jan 24 06:28:13 PM PST 24 |
17899795280 ps |
T228 |
/workspace/coverage/default/32.sram_ctrl_stress_pipeline.3841037593 |
|
|
Jan 24 06:19:23 PM PST 24 |
Jan 24 06:24:18 PM PST 24 |
12427199550 ps |
T229 |
/workspace/coverage/default/35.sram_ctrl_stress_pipeline.1235948789 |
|
|
Jan 24 06:22:51 PM PST 24 |
Jan 24 06:28:56 PM PST 24 |
6531120003 ps |
T230 |
/workspace/coverage/default/10.sram_ctrl_mem_partial_access.571414756 |
|
|
Jan 24 05:52:30 PM PST 24 |
Jan 24 05:52:36 PM PST 24 |
307475565 ps |
T231 |
/workspace/coverage/default/28.sram_ctrl_mem_walk.2933272436 |
|
|
Jan 24 06:14:04 PM PST 24 |
Jan 24 06:14:13 PM PST 24 |
311777360 ps |
T232 |
/workspace/coverage/default/18.sram_ctrl_partial_access_b2b.2824992629 |
|
|
Jan 24 05:58:57 PM PST 24 |
Jan 24 06:05:32 PM PST 24 |
5694134139 ps |
T233 |
/workspace/coverage/default/12.sram_ctrl_throughput_w_partial_write.2425045043 |
|
|
Jan 24 05:53:38 PM PST 24 |
Jan 24 05:55:48 PM PST 24 |
555490891 ps |
T234 |
/workspace/coverage/default/3.sram_ctrl_throughput_w_partial_write.1679515480 |
|
|
Jan 24 05:52:40 PM PST 24 |
Jan 24 05:52:49 PM PST 24 |
61963898 ps |
T235 |
/workspace/coverage/default/10.sram_ctrl_partial_access.2795369194 |
|
|
Jan 24 05:52:16 PM PST 24 |
Jan 24 05:52:36 PM PST 24 |
1212053278 ps |
T236 |
/workspace/coverage/default/11.sram_ctrl_smoke.2340912536 |
|
|
Jan 24 06:33:23 PM PST 24 |
Jan 24 06:33:37 PM PST 24 |
3436220131 ps |
T237 |
/workspace/coverage/default/14.sram_ctrl_mem_partial_access.1209723971 |
|
|
Jan 24 05:55:34 PM PST 24 |
Jan 24 05:55:40 PM PST 24 |
151692997 ps |
T238 |
/workspace/coverage/default/45.sram_ctrl_multiple_keys.954404461 |
|
|
Jan 24 06:34:24 PM PST 24 |
Jan 24 06:53:04 PM PST 24 |
43285940538 ps |
T239 |
/workspace/coverage/default/25.sram_ctrl_stress_all_with_rand_reset.1591038642 |
|
|
Jan 24 06:10:08 PM PST 24 |
Jan 24 07:01:07 PM PST 24 |
1240963506 ps |
T240 |
/workspace/coverage/default/8.sram_ctrl_access_during_key_req.3335174440 |
|
|
Jan 24 05:50:35 PM PST 24 |
Jan 24 06:00:26 PM PST 24 |
6466171768 ps |
T241 |
/workspace/coverage/default/26.sram_ctrl_alert_test.2015444766 |
|
|
Jan 24 06:11:40 PM PST 24 |
Jan 24 06:11:41 PM PST 24 |
206328861 ps |
T242 |
/workspace/coverage/default/18.sram_ctrl_mem_walk.2394317477 |
|
|
Jan 24 06:11:28 PM PST 24 |
Jan 24 06:11:37 PM PST 24 |
619151123 ps |
T243 |
/workspace/coverage/default/11.sram_ctrl_ram_cfg.1281367908 |
|
|
Jan 24 05:53:26 PM PST 24 |
Jan 24 05:53:27 PM PST 24 |
29961010 ps |
T244 |
/workspace/coverage/default/5.sram_ctrl_multiple_keys.298211426 |
|
|
Jan 24 05:48:09 PM PST 24 |
Jan 24 05:51:41 PM PST 24 |
4662267003 ps |
T245 |
/workspace/coverage/default/19.sram_ctrl_ram_cfg.148060273 |
|
|
Jan 24 06:51:11 PM PST 24 |
Jan 24 06:51:12 PM PST 24 |
28835584 ps |
T246 |
/workspace/coverage/default/11.sram_ctrl_partial_access.2554429028 |
|
|
Jan 24 06:25:23 PM PST 24 |
Jan 24 06:27:38 PM PST 24 |
731394406 ps |
T247 |
/workspace/coverage/default/24.sram_ctrl_mem_walk.1891063797 |
|
|
Jan 24 09:50:35 PM PST 24 |
Jan 24 09:50:41 PM PST 24 |
303038376 ps |
T248 |
/workspace/coverage/default/9.sram_ctrl_ram_cfg.269255506 |
|
|
Jan 24 05:51:46 PM PST 24 |
Jan 24 05:51:47 PM PST 24 |
40980566 ps |
T249 |
/workspace/coverage/default/39.sram_ctrl_stress_pipeline.4052839443 |
|
|
Jan 24 06:28:15 PM PST 24 |
Jan 24 06:30:18 PM PST 24 |
1471676122 ps |
T106 |
/workspace/coverage/default/41.sram_ctrl_regwen.4229389856 |
|
|
Jan 24 06:30:37 PM PST 24 |
Jan 24 06:42:50 PM PST 24 |
14214691444 ps |
T104 |
/workspace/coverage/default/20.sram_ctrl_regwen.862559230 |
|
|
Jan 24 06:37:47 PM PST 24 |
Jan 24 06:58:49 PM PST 24 |
27563694302 ps |
T250 |
/workspace/coverage/default/23.sram_ctrl_regwen.984666228 |
|
|
Jan 24 06:07:47 PM PST 24 |
Jan 24 06:20:16 PM PST 24 |
47676113505 ps |
T251 |
/workspace/coverage/default/6.sram_ctrl_smoke.1787705448 |
|
|
Jan 24 05:48:29 PM PST 24 |
Jan 24 05:48:32 PM PST 24 |
65981461 ps |
T252 |
/workspace/coverage/default/47.sram_ctrl_smoke.2804732668 |
|
|
Jan 24 08:09:31 PM PST 24 |
Jan 24 08:09:43 PM PST 24 |
335940102 ps |
T109 |
/workspace/coverage/default/15.sram_ctrl_lc_escalation.2490171304 |
|
|
Jan 24 07:53:04 PM PST 24 |
Jan 24 07:53:10 PM PST 24 |
498735580 ps |
T253 |
/workspace/coverage/default/26.sram_ctrl_mem_partial_access.3448746842 |
|
|
Jan 24 07:22:18 PM PST 24 |
Jan 24 07:22:22 PM PST 24 |
91369081 ps |
T254 |
/workspace/coverage/default/47.sram_ctrl_access_during_key_req.2950697971 |
|
|
Jan 24 06:37:53 PM PST 24 |
Jan 24 06:58:26 PM PST 24 |
16473129315 ps |
T255 |
/workspace/coverage/default/18.sram_ctrl_multiple_keys.3396516820 |
|
|
Jan 24 05:58:58 PM PST 24 |
Jan 24 06:36:44 PM PST 24 |
14011624891 ps |
T256 |
/workspace/coverage/default/24.sram_ctrl_mem_partial_access.4245319081 |
|
|
Jan 24 06:45:24 PM PST 24 |
Jan 24 06:45:28 PM PST 24 |
387491479 ps |