T504 |
/workspace/coverage/default/18.sram_ctrl_executable.236440405 |
|
|
Feb 04 03:09:26 PM PST 24 |
Feb 04 03:12:34 PM PST 24 |
314235726 ps |
T505 |
/workspace/coverage/default/28.sram_ctrl_bijection.4142913373 |
|
|
Feb 04 03:13:04 PM PST 24 |
Feb 04 03:14:11 PM PST 24 |
13120009872 ps |
T506 |
/workspace/coverage/default/2.sram_ctrl_mem_walk.2728935193 |
|
|
Feb 04 03:02:30 PM PST 24 |
Feb 04 03:02:42 PM PST 24 |
1089577662 ps |
T507 |
/workspace/coverage/default/29.sram_ctrl_stress_pipeline.3404017779 |
|
|
Feb 04 03:13:08 PM PST 24 |
Feb 04 03:16:55 PM PST 24 |
2479876090 ps |
T508 |
/workspace/coverage/default/12.sram_ctrl_smoke.2523430071 |
|
|
Feb 04 03:06:56 PM PST 24 |
Feb 04 03:09:03 PM PST 24 |
544696799 ps |
T509 |
/workspace/coverage/default/20.sram_ctrl_mem_walk.1251761459 |
|
|
Feb 04 03:10:11 PM PST 24 |
Feb 04 03:10:22 PM PST 24 |
4090951296 ps |
T510 |
/workspace/coverage/default/45.sram_ctrl_bijection.3499661425 |
|
|
Feb 04 03:18:00 PM PST 24 |
Feb 04 03:19:01 PM PST 24 |
4381243964 ps |
T511 |
/workspace/coverage/default/12.sram_ctrl_throughput_w_partial_write.1627754774 |
|
|
Feb 04 03:07:04 PM PST 24 |
Feb 04 03:08:29 PM PST 24 |
235955225 ps |
T512 |
/workspace/coverage/default/23.sram_ctrl_bijection.3443088476 |
|
|
Feb 04 03:11:12 PM PST 24 |
Feb 04 03:12:22 PM PST 24 |
4350125117 ps |
T513 |
/workspace/coverage/default/48.sram_ctrl_multiple_keys.375155190 |
|
|
Feb 04 03:18:56 PM PST 24 |
Feb 04 03:29:48 PM PST 24 |
14183197161 ps |
T514 |
/workspace/coverage/default/26.sram_ctrl_access_during_key_req.3029327184 |
|
|
Feb 04 03:12:12 PM PST 24 |
Feb 04 03:19:15 PM PST 24 |
5295807252 ps |
T515 |
/workspace/coverage/default/8.sram_ctrl_regwen.2460886978 |
|
|
Feb 04 03:05:39 PM PST 24 |
Feb 04 03:13:55 PM PST 24 |
5790851989 ps |
T516 |
/workspace/coverage/default/15.sram_ctrl_smoke.1246744906 |
|
|
Feb 04 03:08:13 PM PST 24 |
Feb 04 03:08:24 PM PST 24 |
97002924 ps |
T517 |
/workspace/coverage/default/9.sram_ctrl_stress_all.989898351 |
|
|
Feb 04 03:06:20 PM PST 24 |
Feb 04 04:04:17 PM PST 24 |
198880106821 ps |
T518 |
/workspace/coverage/default/47.sram_ctrl_regwen.3537852530 |
|
|
Feb 04 03:18:39 PM PST 24 |
Feb 04 03:52:47 PM PST 24 |
40912482107 ps |
T519 |
/workspace/coverage/default/6.sram_ctrl_bijection.463987233 |
|
|
Feb 04 03:04:28 PM PST 24 |
Feb 04 03:05:37 PM PST 24 |
1036839062 ps |
T520 |
/workspace/coverage/default/22.sram_ctrl_access_during_key_req.902943889 |
|
|
Feb 04 03:10:45 PM PST 24 |
Feb 04 03:29:44 PM PST 24 |
2506407411 ps |
T521 |
/workspace/coverage/default/33.sram_ctrl_access_during_key_req.3473183009 |
|
|
Feb 04 03:14:34 PM PST 24 |
Feb 04 03:25:38 PM PST 24 |
10019562319 ps |
T522 |
/workspace/coverage/default/43.sram_ctrl_partial_access_b2b.1766421403 |
|
|
Feb 04 03:17:21 PM PST 24 |
Feb 04 03:22:47 PM PST 24 |
4574503732 ps |
T523 |
/workspace/coverage/default/21.sram_ctrl_access_during_key_req.125996111 |
|
|
Feb 04 03:10:46 PM PST 24 |
Feb 04 03:19:04 PM PST 24 |
6682234538 ps |
T524 |
/workspace/coverage/default/29.sram_ctrl_multiple_keys.1150625709 |
|
|
Feb 04 03:13:08 PM PST 24 |
Feb 04 03:31:40 PM PST 24 |
105799654275 ps |
T525 |
/workspace/coverage/default/8.sram_ctrl_stress_all.382202475 |
|
|
Feb 04 03:05:48 PM PST 24 |
Feb 04 04:05:17 PM PST 24 |
219754958383 ps |
T526 |
/workspace/coverage/default/47.sram_ctrl_bijection.862051033 |
|
|
Feb 04 03:18:32 PM PST 24 |
Feb 04 03:18:49 PM PST 24 |
273053842 ps |
T527 |
/workspace/coverage/default/20.sram_ctrl_mem_partial_access.622978641 |
|
|
Feb 04 03:10:20 PM PST 24 |
Feb 04 03:10:27 PM PST 24 |
153133272 ps |
T528 |
/workspace/coverage/default/6.sram_ctrl_mem_walk.3554139698 |
|
|
Feb 04 03:04:39 PM PST 24 |
Feb 04 03:04:51 PM PST 24 |
714592408 ps |
T529 |
/workspace/coverage/default/31.sram_ctrl_mem_walk.3707932765 |
|
|
Feb 04 03:13:54 PM PST 24 |
Feb 04 03:14:02 PM PST 24 |
136703854 ps |
T530 |
/workspace/coverage/default/4.sram_ctrl_access_during_key_req.1006337986 |
|
|
Feb 04 03:03:35 PM PST 24 |
Feb 04 03:24:04 PM PST 24 |
6003472703 ps |
T531 |
/workspace/coverage/default/10.sram_ctrl_mem_partial_access.2850391570 |
|
|
Feb 04 03:06:34 PM PST 24 |
Feb 04 03:06:40 PM PST 24 |
161135439 ps |
T532 |
/workspace/coverage/default/44.sram_ctrl_throughput_w_partial_write.1910310784 |
|
|
Feb 04 03:17:52 PM PST 24 |
Feb 04 03:19:47 PM PST 24 |
446649864 ps |
T533 |
/workspace/coverage/default/37.sram_ctrl_max_throughput.4140453594 |
|
|
Feb 04 03:15:31 PM PST 24 |
Feb 04 03:16:48 PM PST 24 |
146320400 ps |
T534 |
/workspace/coverage/default/6.sram_ctrl_partial_access.901346936 |
|
|
Feb 04 03:04:36 PM PST 24 |
Feb 04 03:05:41 PM PST 24 |
180975850 ps |
T535 |
/workspace/coverage/default/42.sram_ctrl_multiple_keys.4226976291 |
|
|
Feb 04 03:16:59 PM PST 24 |
Feb 04 03:35:52 PM PST 24 |
14329917273 ps |
T536 |
/workspace/coverage/default/37.sram_ctrl_stress_pipeline.3247171415 |
|
|
Feb 04 03:15:37 PM PST 24 |
Feb 04 03:21:44 PM PST 24 |
9677428684 ps |
T537 |
/workspace/coverage/default/45.sram_ctrl_stress_all.1376723724 |
|
|
Feb 04 03:18:06 PM PST 24 |
Feb 04 04:08:26 PM PST 24 |
24783922080 ps |
T538 |
/workspace/coverage/default/25.sram_ctrl_ram_cfg.2090739606 |
|
|
Feb 04 03:11:58 PM PST 24 |
Feb 04 03:12:02 PM PST 24 |
27429724 ps |
T539 |
/workspace/coverage/default/1.sram_ctrl_stress_all.4187834102 |
|
|
Feb 04 03:02:09 PM PST 24 |
Feb 04 03:10:47 PM PST 24 |
7144837672 ps |
T540 |
/workspace/coverage/default/37.sram_ctrl_regwen.3411061954 |
|
|
Feb 04 03:15:36 PM PST 24 |
Feb 04 03:28:30 PM PST 24 |
7102374374 ps |
T541 |
/workspace/coverage/default/44.sram_ctrl_ram_cfg.3862798017 |
|
|
Feb 04 03:18:01 PM PST 24 |
Feb 04 03:18:03 PM PST 24 |
33356048 ps |
T542 |
/workspace/coverage/default/49.sram_ctrl_throughput_w_partial_write.1953481491 |
|
|
Feb 04 03:19:19 PM PST 24 |
Feb 04 03:19:55 PM PST 24 |
401016662 ps |
T543 |
/workspace/coverage/default/20.sram_ctrl_smoke.996758287 |
|
|
Feb 04 03:09:51 PM PST 24 |
Feb 04 03:10:11 PM PST 24 |
1125786981 ps |
T544 |
/workspace/coverage/default/8.sram_ctrl_multiple_keys.3689826928 |
|
|
Feb 04 03:05:35 PM PST 24 |
Feb 04 03:08:11 PM PST 24 |
1304487481 ps |
T545 |
/workspace/coverage/default/40.sram_ctrl_stress_pipeline.833082237 |
|
|
Feb 04 03:16:25 PM PST 24 |
Feb 04 03:19:40 PM PST 24 |
4007423882 ps |
T546 |
/workspace/coverage/default/14.sram_ctrl_stress_pipeline.163082857 |
|
|
Feb 04 03:07:49 PM PST 24 |
Feb 04 03:12:13 PM PST 24 |
2882037096 ps |
T547 |
/workspace/coverage/default/44.sram_ctrl_mem_walk.2974704447 |
|
|
Feb 04 03:18:01 PM PST 24 |
Feb 04 03:18:07 PM PST 24 |
272737012 ps |
T548 |
/workspace/coverage/default/4.sram_ctrl_regwen.739849977 |
|
|
Feb 04 03:03:26 PM PST 24 |
Feb 04 03:09:31 PM PST 24 |
21562015668 ps |
T549 |
/workspace/coverage/default/12.sram_ctrl_alert_test.3627707517 |
|
|
Feb 04 03:07:12 PM PST 24 |
Feb 04 03:07:14 PM PST 24 |
13122711 ps |
T550 |
/workspace/coverage/default/39.sram_ctrl_partial_access.1122851683 |
|
|
Feb 04 03:16:16 PM PST 24 |
Feb 04 03:17:34 PM PST 24 |
163934615 ps |
T551 |
/workspace/coverage/default/25.sram_ctrl_executable.572609553 |
|
|
Feb 04 03:12:05 PM PST 24 |
Feb 04 03:25:35 PM PST 24 |
9806757321 ps |
T552 |
/workspace/coverage/default/46.sram_ctrl_throughput_w_partial_write.52569927 |
|
|
Feb 04 03:18:14 PM PST 24 |
Feb 04 03:19:07 PM PST 24 |
108169345 ps |
T553 |
/workspace/coverage/default/4.sram_ctrl_mem_walk.3883601444 |
|
|
Feb 04 03:03:48 PM PST 24 |
Feb 04 03:04:02 PM PST 24 |
2349960017 ps |
T554 |
/workspace/coverage/default/5.sram_ctrl_regwen.185343531 |
|
|
Feb 04 03:04:04 PM PST 24 |
Feb 04 03:32:07 PM PST 24 |
11906078204 ps |
T555 |
/workspace/coverage/default/43.sram_ctrl_mem_partial_access.355957679 |
|
|
Feb 04 03:17:33 PM PST 24 |
Feb 04 03:17:39 PM PST 24 |
133320742 ps |
T556 |
/workspace/coverage/default/16.sram_ctrl_mem_partial_access.3725572381 |
|
|
Feb 04 03:08:51 PM PST 24 |
Feb 04 03:08:58 PM PST 24 |
153120553 ps |
T557 |
/workspace/coverage/default/2.sram_ctrl_multiple_keys.3009425785 |
|
|
Feb 04 03:02:12 PM PST 24 |
Feb 04 03:20:34 PM PST 24 |
19917769136 ps |
T558 |
/workspace/coverage/default/3.sram_ctrl_throughput_w_partial_write.4033867628 |
|
|
Feb 04 03:03:01 PM PST 24 |
Feb 04 03:04:57 PM PST 24 |
159379417 ps |
T559 |
/workspace/coverage/default/19.sram_ctrl_mem_partial_access.2436128504 |
|
|
Feb 04 03:09:53 PM PST 24 |
Feb 04 03:09:56 PM PST 24 |
85652643 ps |
T560 |
/workspace/coverage/default/31.sram_ctrl_mem_partial_access.2720218144 |
|
|
Feb 04 03:13:52 PM PST 24 |
Feb 04 03:13:55 PM PST 24 |
151215509 ps |
T561 |
/workspace/coverage/default/27.sram_ctrl_multiple_keys.3668795840 |
|
|
Feb 04 03:12:27 PM PST 24 |
Feb 04 03:22:27 PM PST 24 |
5697956502 ps |
T562 |
/workspace/coverage/default/11.sram_ctrl_multiple_keys.470427819 |
|
|
Feb 04 03:06:51 PM PST 24 |
Feb 04 03:30:55 PM PST 24 |
59115971004 ps |
T563 |
/workspace/coverage/default/15.sram_ctrl_regwen.1724108719 |
|
|
Feb 04 03:08:20 PM PST 24 |
Feb 04 03:25:41 PM PST 24 |
21214369246 ps |
T564 |
/workspace/coverage/default/32.sram_ctrl_stress_all.459674007 |
|
|
Feb 04 03:14:15 PM PST 24 |
Feb 04 03:46:55 PM PST 24 |
4990150909 ps |
T565 |
/workspace/coverage/default/44.sram_ctrl_smoke.3278108491 |
|
|
Feb 04 03:18:02 PM PST 24 |
Feb 04 03:18:18 PM PST 24 |
901894283 ps |
T566 |
/workspace/coverage/default/24.sram_ctrl_alert_test.362254232 |
|
|
Feb 04 03:11:42 PM PST 24 |
Feb 04 03:11:46 PM PST 24 |
26888746 ps |
T567 |
/workspace/coverage/default/45.sram_ctrl_regwen.2167429916 |
|
|
Feb 04 03:18:08 PM PST 24 |
Feb 04 03:32:00 PM PST 24 |
10769768575 ps |
T568 |
/workspace/coverage/default/11.sram_ctrl_ram_cfg.3546851863 |
|
|
Feb 04 03:06:57 PM PST 24 |
Feb 04 03:06:59 PM PST 24 |
105491525 ps |
T569 |
/workspace/coverage/default/0.sram_ctrl_ram_cfg.3006452015 |
|
|
Feb 04 03:01:21 PM PST 24 |
Feb 04 03:01:22 PM PST 24 |
79477360 ps |
T570 |
/workspace/coverage/default/5.sram_ctrl_mem_walk.1873645535 |
|
|
Feb 04 03:04:02 PM PST 24 |
Feb 04 03:04:16 PM PST 24 |
5557920831 ps |
T571 |
/workspace/coverage/default/41.sram_ctrl_stress_all_with_rand_reset.2387769291 |
|
|
Feb 04 03:16:49 PM PST 24 |
Feb 04 04:06:24 PM PST 24 |
5641444454 ps |
T572 |
/workspace/coverage/default/48.sram_ctrl_throughput_w_partial_write.1919840424 |
|
|
Feb 04 03:19:02 PM PST 24 |
Feb 04 03:19:09 PM PST 24 |
190821611 ps |
T573 |
/workspace/coverage/default/37.sram_ctrl_bijection.3287831546 |
|
|
Feb 04 03:15:38 PM PST 24 |
Feb 04 03:16:08 PM PST 24 |
456034545 ps |
T574 |
/workspace/coverage/default/38.sram_ctrl_smoke.2903877482 |
|
|
Feb 04 03:15:39 PM PST 24 |
Feb 04 03:15:44 PM PST 24 |
224826896 ps |
T575 |
/workspace/coverage/default/28.sram_ctrl_stress_all.3169729556 |
|
|
Feb 04 03:13:05 PM PST 24 |
Feb 04 04:34:16 PM PST 24 |
190183557579 ps |
T576 |
/workspace/coverage/default/9.sram_ctrl_smoke.1871289648 |
|
|
Feb 04 03:05:49 PM PST 24 |
Feb 04 03:06:09 PM PST 24 |
2017514847 ps |
T577 |
/workspace/coverage/default/44.sram_ctrl_lc_escalation.3919789391 |
|
|
Feb 04 03:17:53 PM PST 24 |
Feb 04 03:18:02 PM PST 24 |
2450181651 ps |
T578 |
/workspace/coverage/default/23.sram_ctrl_alert_test.3051862955 |
|
|
Feb 04 03:11:29 PM PST 24 |
Feb 04 03:11:31 PM PST 24 |
15913121 ps |
T579 |
/workspace/coverage/default/19.sram_ctrl_mem_walk.791540740 |
|
|
Feb 04 03:09:52 PM PST 24 |
Feb 04 03:09:57 PM PST 24 |
136123010 ps |
T580 |
/workspace/coverage/default/4.sram_ctrl_bijection.2092209813 |
|
|
Feb 04 03:03:17 PM PST 24 |
Feb 04 03:04:07 PM PST 24 |
1409897348 ps |
T581 |
/workspace/coverage/default/43.sram_ctrl_executable.3340314043 |
|
|
Feb 04 03:17:25 PM PST 24 |
Feb 04 03:23:40 PM PST 24 |
5968336829 ps |
T582 |
/workspace/coverage/default/29.sram_ctrl_smoke.389948145 |
|
|
Feb 04 03:13:07 PM PST 24 |
Feb 04 03:14:04 PM PST 24 |
119254877 ps |
T583 |
/workspace/coverage/default/42.sram_ctrl_partial_access_b2b.2994155353 |
|
|
Feb 04 03:17:06 PM PST 24 |
Feb 04 03:21:40 PM PST 24 |
3898285582 ps |
T584 |
/workspace/coverage/default/3.sram_ctrl_smoke.2661086975 |
|
|
Feb 04 03:02:47 PM PST 24 |
Feb 04 03:05:25 PM PST 24 |
761768375 ps |
T585 |
/workspace/coverage/default/38.sram_ctrl_stress_all.2103553051 |
|
|
Feb 04 03:15:49 PM PST 24 |
Feb 04 03:26:53 PM PST 24 |
57892663123 ps |
T586 |
/workspace/coverage/default/10.sram_ctrl_alert_test.3284464695 |
|
|
Feb 04 03:06:33 PM PST 24 |
Feb 04 03:06:35 PM PST 24 |
19076713 ps |
T587 |
/workspace/coverage/default/31.sram_ctrl_partial_access_b2b.4234180233 |
|
|
Feb 04 03:13:52 PM PST 24 |
Feb 04 03:19:53 PM PST 24 |
162945028927 ps |
T588 |
/workspace/coverage/default/4.sram_ctrl_ram_cfg.742943153 |
|
|
Feb 04 03:03:47 PM PST 24 |
Feb 04 03:03:52 PM PST 24 |
45902700 ps |
T589 |
/workspace/coverage/default/48.sram_ctrl_smoke.1179726893 |
|
|
Feb 04 03:18:57 PM PST 24 |
Feb 04 03:19:10 PM PST 24 |
1316619409 ps |
T590 |
/workspace/coverage/default/8.sram_ctrl_ram_cfg.3831144877 |
|
|
Feb 04 03:05:40 PM PST 24 |
Feb 04 03:05:42 PM PST 24 |
29645098 ps |
T591 |
/workspace/coverage/default/29.sram_ctrl_bijection.3470249743 |
|
|
Feb 04 03:13:11 PM PST 24 |
Feb 04 03:14:01 PM PST 24 |
728421267 ps |
T592 |
/workspace/coverage/default/31.sram_ctrl_access_during_key_req.2031435932 |
|
|
Feb 04 03:13:55 PM PST 24 |
Feb 04 03:37:28 PM PST 24 |
17166794439 ps |
T593 |
/workspace/coverage/default/4.sram_ctrl_smoke.3520188796 |
|
|
Feb 04 03:03:15 PM PST 24 |
Feb 04 03:03:18 PM PST 24 |
338899740 ps |
T594 |
/workspace/coverage/default/17.sram_ctrl_stress_pipeline.2664092825 |
|
|
Feb 04 03:09:12 PM PST 24 |
Feb 04 03:14:29 PM PST 24 |
12927855193 ps |
T595 |
/workspace/coverage/default/47.sram_ctrl_stress_all.3483372665 |
|
|
Feb 04 03:18:55 PM PST 24 |
Feb 04 03:53:29 PM PST 24 |
44715311018 ps |
T596 |
/workspace/coverage/default/30.sram_ctrl_ram_cfg.1117889911 |
|
|
Feb 04 03:13:31 PM PST 24 |
Feb 04 03:13:33 PM PST 24 |
155477799 ps |
T597 |
/workspace/coverage/default/5.sram_ctrl_throughput_w_partial_write.2049506406 |
|
|
Feb 04 03:04:02 PM PST 24 |
Feb 04 03:04:10 PM PST 24 |
236194147 ps |
T598 |
/workspace/coverage/default/26.sram_ctrl_stress_pipeline.3716837960 |
|
|
Feb 04 03:12:06 PM PST 24 |
Feb 04 03:15:40 PM PST 24 |
4230226743 ps |
T599 |
/workspace/coverage/default/2.sram_ctrl_smoke.3276533278 |
|
|
Feb 04 03:02:13 PM PST 24 |
Feb 04 03:02:16 PM PST 24 |
85972009 ps |
T600 |
/workspace/coverage/default/6.sram_ctrl_partial_access_b2b.603803278 |
|
|
Feb 04 03:04:32 PM PST 24 |
Feb 04 03:13:45 PM PST 24 |
42057968918 ps |
T601 |
/workspace/coverage/default/33.sram_ctrl_mem_partial_access.1032714717 |
|
|
Feb 04 03:14:28 PM PST 24 |
Feb 04 03:14:32 PM PST 24 |
919061040 ps |
T602 |
/workspace/coverage/default/13.sram_ctrl_partial_access.905595397 |
|
|
Feb 04 03:07:25 PM PST 24 |
Feb 04 03:07:48 PM PST 24 |
9591601212 ps |
T603 |
/workspace/coverage/default/6.sram_ctrl_access_during_key_req.103692533 |
|
|
Feb 04 03:04:42 PM PST 24 |
Feb 04 03:11:05 PM PST 24 |
1878796915 ps |
T604 |
/workspace/coverage/default/4.sram_ctrl_partial_access.3413128649 |
|
|
Feb 04 03:03:14 PM PST 24 |
Feb 04 03:04:00 PM PST 24 |
445414093 ps |
T605 |
/workspace/coverage/default/19.sram_ctrl_alert_test.4014851013 |
|
|
Feb 04 03:09:54 PM PST 24 |
Feb 04 03:09:56 PM PST 24 |
34336413 ps |
T606 |
/workspace/coverage/default/49.sram_ctrl_smoke.1640972778 |
|
|
Feb 04 03:19:03 PM PST 24 |
Feb 04 03:19:06 PM PST 24 |
203938459 ps |
T607 |
/workspace/coverage/default/43.sram_ctrl_stress_pipeline.3487454805 |
|
|
Feb 04 03:17:13 PM PST 24 |
Feb 04 03:22:06 PM PST 24 |
12485692453 ps |
T608 |
/workspace/coverage/default/24.sram_ctrl_lc_escalation.105351908 |
|
|
Feb 04 03:11:41 PM PST 24 |
Feb 04 03:11:58 PM PST 24 |
1394160662 ps |
T609 |
/workspace/coverage/default/46.sram_ctrl_max_throughput.3811889467 |
|
|
Feb 04 03:18:13 PM PST 24 |
Feb 04 03:19:30 PM PST 24 |
216302053 ps |
T610 |
/workspace/coverage/default/43.sram_ctrl_partial_access.2076406364 |
|
|
Feb 04 03:17:21 PM PST 24 |
Feb 04 03:17:25 PM PST 24 |
86800073 ps |
T611 |
/workspace/coverage/default/13.sram_ctrl_stress_pipeline.357582893 |
|
|
Feb 04 03:07:24 PM PST 24 |
Feb 04 03:12:21 PM PST 24 |
3428089755 ps |
T612 |
/workspace/coverage/default/28.sram_ctrl_alert_test.1459998519 |
|
|
Feb 04 03:13:07 PM PST 24 |
Feb 04 03:13:09 PM PST 24 |
16293170 ps |
T613 |
/workspace/coverage/default/2.sram_ctrl_max_throughput.1733236048 |
|
|
Feb 04 03:02:08 PM PST 24 |
Feb 04 03:02:18 PM PST 24 |
290586899 ps |
T20 |
/workspace/coverage/default/3.sram_ctrl_sec_cm.3009112023 |
|
|
Feb 04 03:03:16 PM PST 24 |
Feb 04 03:03:20 PM PST 24 |
163717345 ps |
T614 |
/workspace/coverage/default/27.sram_ctrl_access_during_key_req.40817297 |
|
|
Feb 04 03:12:34 PM PST 24 |
Feb 04 03:17:59 PM PST 24 |
2658091519 ps |
T615 |
/workspace/coverage/default/7.sram_ctrl_alert_test.4042825000 |
|
|
Feb 04 03:05:34 PM PST 24 |
Feb 04 03:05:37 PM PST 24 |
12773398 ps |
T616 |
/workspace/coverage/default/37.sram_ctrl_alert_test.1331777139 |
|
|
Feb 04 03:15:32 PM PST 24 |
Feb 04 03:15:34 PM PST 24 |
46676143 ps |
T617 |
/workspace/coverage/default/17.sram_ctrl_lc_escalation.3359831835 |
|
|
Feb 04 03:09:09 PM PST 24 |
Feb 04 03:09:17 PM PST 24 |
403301052 ps |
T618 |
/workspace/coverage/default/18.sram_ctrl_multiple_keys.1065217049 |
|
|
Feb 04 03:09:16 PM PST 24 |
Feb 04 03:27:01 PM PST 24 |
11846077695 ps |
T619 |
/workspace/coverage/default/28.sram_ctrl_partial_access_b2b.1547438730 |
|
|
Feb 04 03:13:04 PM PST 24 |
Feb 04 03:21:27 PM PST 24 |
21316338680 ps |
T620 |
/workspace/coverage/default/2.sram_ctrl_stress_all.3869908601 |
|
|
Feb 04 03:02:29 PM PST 24 |
Feb 04 03:50:25 PM PST 24 |
32912257334 ps |
T621 |
/workspace/coverage/default/0.sram_ctrl_partial_access.1384812514 |
|
|
Feb 04 03:00:58 PM PST 24 |
Feb 04 03:02:38 PM PST 24 |
689873658 ps |
T622 |
/workspace/coverage/default/25.sram_ctrl_smoke.3541943741 |
|
|
Feb 04 03:11:41 PM PST 24 |
Feb 04 03:11:52 PM PST 24 |
349875620 ps |
T623 |
/workspace/coverage/default/36.sram_ctrl_mem_partial_access.3940046199 |
|
|
Feb 04 03:15:32 PM PST 24 |
Feb 04 03:15:36 PM PST 24 |
51982451 ps |
T624 |
/workspace/coverage/default/14.sram_ctrl_executable.3403246309 |
|
|
Feb 04 03:08:04 PM PST 24 |
Feb 04 03:08:33 PM PST 24 |
419915475 ps |
T625 |
/workspace/coverage/default/17.sram_ctrl_partial_access_b2b.3712566467 |
|
|
Feb 04 03:09:10 PM PST 24 |
Feb 04 03:18:13 PM PST 24 |
11041360444 ps |
T626 |
/workspace/coverage/default/40.sram_ctrl_ram_cfg.2785358818 |
|
|
Feb 04 03:16:23 PM PST 24 |
Feb 04 03:16:29 PM PST 24 |
47269952 ps |
T627 |
/workspace/coverage/default/36.sram_ctrl_mem_walk.3890136219 |
|
|
Feb 04 03:15:37 PM PST 24 |
Feb 04 03:15:48 PM PST 24 |
2281627397 ps |
T628 |
/workspace/coverage/default/16.sram_ctrl_ram_cfg.4108417129 |
|
|
Feb 04 03:08:49 PM PST 24 |
Feb 04 03:08:51 PM PST 24 |
31436816 ps |
T629 |
/workspace/coverage/default/24.sram_ctrl_stress_all_with_rand_reset.1860562806 |
|
|
Feb 04 03:11:42 PM PST 24 |
Feb 04 03:40:47 PM PST 24 |
1330065355 ps |
T630 |
/workspace/coverage/default/3.sram_ctrl_alert_test.3864180322 |
|
|
Feb 04 03:03:18 PM PST 24 |
Feb 04 03:03:20 PM PST 24 |
22480165 ps |
T631 |
/workspace/coverage/default/12.sram_ctrl_access_during_key_req.1448725115 |
|
|
Feb 04 03:07:10 PM PST 24 |
Feb 04 03:37:06 PM PST 24 |
4820286854 ps |
T632 |
/workspace/coverage/default/15.sram_ctrl_max_throughput.1262881201 |
|
|
Feb 04 03:08:13 PM PST 24 |
Feb 04 03:10:26 PM PST 24 |
222525223 ps |
T633 |
/workspace/coverage/default/10.sram_ctrl_multiple_keys.2762807154 |
|
|
Feb 04 03:06:22 PM PST 24 |
Feb 04 03:22:56 PM PST 24 |
21018003347 ps |
T634 |
/workspace/coverage/default/46.sram_ctrl_mem_partial_access.2445271353 |
|
|
Feb 04 03:18:34 PM PST 24 |
Feb 04 03:18:38 PM PST 24 |
169985643 ps |
T635 |
/workspace/coverage/default/42.sram_ctrl_regwen.4256496422 |
|
|
Feb 04 03:17:09 PM PST 24 |
Feb 04 03:31:21 PM PST 24 |
60784158517 ps |
T636 |
/workspace/coverage/default/23.sram_ctrl_mem_partial_access.53030842 |
|
|
Feb 04 03:11:23 PM PST 24 |
Feb 04 03:11:34 PM PST 24 |
164256560 ps |
T637 |
/workspace/coverage/default/49.sram_ctrl_partial_access.2804986713 |
|
|
Feb 04 03:19:13 PM PST 24 |
Feb 04 03:19:15 PM PST 24 |
213135663 ps |
T638 |
/workspace/coverage/default/32.sram_ctrl_ram_cfg.2598936141 |
|
|
Feb 04 03:14:04 PM PST 24 |
Feb 04 03:14:08 PM PST 24 |
49547588 ps |
T639 |
/workspace/coverage/default/39.sram_ctrl_alert_test.3387643207 |
|
|
Feb 04 03:16:23 PM PST 24 |
Feb 04 03:16:28 PM PST 24 |
25951116 ps |
T640 |
/workspace/coverage/default/41.sram_ctrl_executable.252630092 |
|
|
Feb 04 03:16:50 PM PST 24 |
Feb 04 03:25:48 PM PST 24 |
21129859841 ps |
T641 |
/workspace/coverage/default/19.sram_ctrl_bijection.613879240 |
|
|
Feb 04 03:09:39 PM PST 24 |
Feb 04 03:10:44 PM PST 24 |
4156942202 ps |
T642 |
/workspace/coverage/default/31.sram_ctrl_stress_pipeline.3430523461 |
|
|
Feb 04 03:13:50 PM PST 24 |
Feb 04 03:17:27 PM PST 24 |
4296839678 ps |
T643 |
/workspace/coverage/default/24.sram_ctrl_partial_access.2512083023 |
|
|
Feb 04 03:11:29 PM PST 24 |
Feb 04 03:14:00 PM PST 24 |
211780359 ps |
T644 |
/workspace/coverage/default/29.sram_ctrl_lc_escalation.139385402 |
|
|
Feb 04 03:13:10 PM PST 24 |
Feb 04 03:13:16 PM PST 24 |
338040476 ps |
T645 |
/workspace/coverage/default/4.sram_ctrl_lc_escalation.1203168124 |
|
|
Feb 04 03:03:33 PM PST 24 |
Feb 04 03:03:43 PM PST 24 |
884772968 ps |
T646 |
/workspace/coverage/default/26.sram_ctrl_alert_test.3737005820 |
|
|
Feb 04 03:12:25 PM PST 24 |
Feb 04 03:12:26 PM PST 24 |
18258940 ps |
T647 |
/workspace/coverage/default/26.sram_ctrl_executable.3389170604 |
|
|
Feb 04 03:12:22 PM PST 24 |
Feb 04 03:15:44 PM PST 24 |
6292146138 ps |
T648 |
/workspace/coverage/default/7.sram_ctrl_mem_partial_access.1000485058 |
|
|
Feb 04 03:05:33 PM PST 24 |
Feb 04 03:05:42 PM PST 24 |
804398083 ps |
T649 |
/workspace/coverage/default/12.sram_ctrl_stress_all.1042492314 |
|
|
Feb 04 03:07:11 PM PST 24 |
Feb 04 03:28:23 PM PST 24 |
50705674830 ps |
T650 |
/workspace/coverage/default/2.sram_ctrl_stress_pipeline.783896515 |
|
|
Feb 04 03:02:13 PM PST 24 |
Feb 04 03:06:11 PM PST 24 |
4576259777 ps |
T651 |
/workspace/coverage/default/47.sram_ctrl_stress_pipeline.3584240044 |
|
|
Feb 04 03:18:35 PM PST 24 |
Feb 04 03:22:38 PM PST 24 |
2670374415 ps |
T652 |
/workspace/coverage/default/40.sram_ctrl_max_throughput.3228143260 |
|
|
Feb 04 03:16:25 PM PST 24 |
Feb 04 03:16:41 PM PST 24 |
245215925 ps |
T653 |
/workspace/coverage/default/8.sram_ctrl_mem_walk.3361749438 |
|
|
Feb 04 03:05:39 PM PST 24 |
Feb 04 03:05:53 PM PST 24 |
3273555923 ps |
T654 |
/workspace/coverage/default/5.sram_ctrl_stress_all.3284275346 |
|
|
Feb 04 03:04:12 PM PST 24 |
Feb 04 03:47:44 PM PST 24 |
71458648651 ps |
T655 |
/workspace/coverage/default/46.sram_ctrl_multiple_keys.374226124 |
|
|
Feb 04 03:18:12 PM PST 24 |
Feb 04 03:18:42 PM PST 24 |
1120219362 ps |
T656 |
/workspace/coverage/default/33.sram_ctrl_bijection.1480719788 |
|
|
Feb 04 03:14:15 PM PST 24 |
Feb 04 03:15:38 PM PST 24 |
5500907287 ps |
T657 |
/workspace/coverage/default/31.sram_ctrl_stress_all_with_rand_reset.977988910 |
|
|
Feb 04 03:14:05 PM PST 24 |
Feb 04 04:35:01 PM PST 24 |
2435217798 ps |
T658 |
/workspace/coverage/default/40.sram_ctrl_stress_all.3343318309 |
|
|
Feb 04 03:16:35 PM PST 24 |
Feb 04 04:34:49 PM PST 24 |
43092560397 ps |
T659 |
/workspace/coverage/default/24.sram_ctrl_partial_access_b2b.2808357668 |
|
|
Feb 04 03:11:30 PM PST 24 |
Feb 04 03:20:02 PM PST 24 |
74092957298 ps |
T660 |
/workspace/coverage/default/26.sram_ctrl_stress_all_with_rand_reset.345851586 |
|
|
Feb 04 03:12:26 PM PST 24 |
Feb 04 04:28:02 PM PST 24 |
6295052787 ps |
T661 |
/workspace/coverage/default/33.sram_ctrl_multiple_keys.4289098555 |
|
|
Feb 04 03:14:18 PM PST 24 |
Feb 04 03:31:54 PM PST 24 |
13851638404 ps |
T662 |
/workspace/coverage/default/8.sram_ctrl_smoke.3954091236 |
|
|
Feb 04 03:05:31 PM PST 24 |
Feb 04 03:05:34 PM PST 24 |
98955736 ps |
T663 |
/workspace/coverage/default/14.sram_ctrl_mem_walk.2420713441 |
|
|
Feb 04 03:08:11 PM PST 24 |
Feb 04 03:08:24 PM PST 24 |
1389346666 ps |
T664 |
/workspace/coverage/default/8.sram_ctrl_mem_partial_access.4234301860 |
|
|
Feb 04 03:05:39 PM PST 24 |
Feb 04 03:05:46 PM PST 24 |
2081483877 ps |
T665 |
/workspace/coverage/default/13.sram_ctrl_bijection.3873893954 |
|
|
Feb 04 03:07:17 PM PST 24 |
Feb 04 03:07:54 PM PST 24 |
2191402001 ps |
T666 |
/workspace/coverage/default/4.sram_ctrl_stress_all.3595028473 |
|
|
Feb 04 03:03:49 PM PST 24 |
Feb 04 04:35:22 PM PST 24 |
58899970106 ps |
T667 |
/workspace/coverage/default/4.sram_ctrl_throughput_w_partial_write.427401658 |
|
|
Feb 04 03:03:30 PM PST 24 |
Feb 04 03:05:33 PM PST 24 |
350901140 ps |
T668 |
/workspace/coverage/default/1.sram_ctrl_multiple_keys.2481986522 |
|
|
Feb 04 03:01:31 PM PST 24 |
Feb 04 03:22:41 PM PST 24 |
44731648469 ps |
T669 |
/workspace/coverage/default/42.sram_ctrl_access_during_key_req.888815009 |
|
|
Feb 04 03:17:07 PM PST 24 |
Feb 04 03:35:04 PM PST 24 |
2673762246 ps |
T670 |
/workspace/coverage/default/35.sram_ctrl_throughput_w_partial_write.391403744 |
|
|
Feb 04 03:15:00 PM PST 24 |
Feb 04 03:15:15 PM PST 24 |
170065032 ps |
T671 |
/workspace/coverage/default/9.sram_ctrl_regwen.3840189267 |
|
|
Feb 04 03:06:14 PM PST 24 |
Feb 04 03:13:18 PM PST 24 |
3196503232 ps |
T672 |
/workspace/coverage/default/23.sram_ctrl_executable.1555167895 |
|
|
Feb 04 03:11:24 PM PST 24 |
Feb 04 03:34:48 PM PST 24 |
2834347085 ps |
T673 |
/workspace/coverage/default/13.sram_ctrl_alert_test.1103459348 |
|
|
Feb 04 03:07:42 PM PST 24 |
Feb 04 03:07:44 PM PST 24 |
49501348 ps |
T674 |
/workspace/coverage/default/25.sram_ctrl_bijection.3887776639 |
|
|
Feb 04 03:12:05 PM PST 24 |
Feb 04 03:12:27 PM PST 24 |
1077858198 ps |
T675 |
/workspace/coverage/default/42.sram_ctrl_alert_test.928300474 |
|
|
Feb 04 03:17:14 PM PST 24 |
Feb 04 03:17:16 PM PST 24 |
14577496 ps |
T676 |
/workspace/coverage/default/45.sram_ctrl_ram_cfg.3789564632 |
|
|
Feb 04 03:18:10 PM PST 24 |
Feb 04 03:18:17 PM PST 24 |
173147038 ps |
T677 |
/workspace/coverage/default/15.sram_ctrl_stress_all_with_rand_reset.3661696451 |
|
|
Feb 04 03:08:26 PM PST 24 |
Feb 04 04:07:31 PM PST 24 |
5922562930 ps |
T678 |
/workspace/coverage/default/45.sram_ctrl_smoke.2186185073 |
|
|
Feb 04 03:17:53 PM PST 24 |
Feb 04 03:19:48 PM PST 24 |
148333102 ps |
T679 |
/workspace/coverage/default/15.sram_ctrl_mem_partial_access.1172608028 |
|
|
Feb 04 03:08:25 PM PST 24 |
Feb 04 03:08:29 PM PST 24 |
184805050 ps |
T680 |
/workspace/coverage/default/23.sram_ctrl_max_throughput.2693944459 |
|
|
Feb 04 03:11:22 PM PST 24 |
Feb 04 03:12:18 PM PST 24 |
291296452 ps |
T681 |
/workspace/coverage/default/47.sram_ctrl_stress_all_with_rand_reset.387237328 |
|
|
Feb 04 03:18:47 PM PST 24 |
Feb 04 04:17:29 PM PST 24 |
2879543192 ps |
T682 |
/workspace/coverage/default/17.sram_ctrl_mem_partial_access.4029268668 |
|
|
Feb 04 03:09:08 PM PST 24 |
Feb 04 03:09:12 PM PST 24 |
50890692 ps |
T683 |
/workspace/coverage/default/22.sram_ctrl_stress_all.3936569536 |
|
|
Feb 04 03:10:56 PM PST 24 |
Feb 04 03:28:04 PM PST 24 |
18836129751 ps |
T684 |
/workspace/coverage/default/25.sram_ctrl_lc_escalation.2376306383 |
|
|
Feb 04 03:12:00 PM PST 24 |
Feb 04 03:12:06 PM PST 24 |
258870432 ps |
T685 |
/workspace/coverage/default/7.sram_ctrl_regwen.4255714751 |
|
|
Feb 04 03:05:18 PM PST 24 |
Feb 04 03:14:11 PM PST 24 |
38695637169 ps |
T686 |
/workspace/coverage/default/21.sram_ctrl_mem_walk.1749406756 |
|
|
Feb 04 03:10:41 PM PST 24 |
Feb 04 03:10:49 PM PST 24 |
231016039 ps |
T687 |
/workspace/coverage/default/37.sram_ctrl_ram_cfg.925500160 |
|
|
Feb 04 03:15:38 PM PST 24 |
Feb 04 03:15:41 PM PST 24 |
56962177 ps |
T688 |
/workspace/coverage/default/40.sram_ctrl_partial_access_b2b.3363957252 |
|
|
Feb 04 03:16:26 PM PST 24 |
Feb 04 03:21:05 PM PST 24 |
126243742603 ps |
T689 |
/workspace/coverage/default/38.sram_ctrl_executable.4253299584 |
|
|
Feb 04 03:15:42 PM PST 24 |
Feb 04 03:18:11 PM PST 24 |
1051428733 ps |
T690 |
/workspace/coverage/default/18.sram_ctrl_bijection.3516804490 |
|
|
Feb 04 03:09:17 PM PST 24 |
Feb 04 03:10:40 PM PST 24 |
37482944628 ps |
T691 |
/workspace/coverage/default/38.sram_ctrl_stress_all_with_rand_reset.3260055301 |
|
|
Feb 04 03:15:53 PM PST 24 |
Feb 04 03:34:24 PM PST 24 |
200883172 ps |
T692 |
/workspace/coverage/default/22.sram_ctrl_stress_all_with_rand_reset.3338354364 |
|
|
Feb 04 03:10:57 PM PST 24 |
Feb 04 03:22:04 PM PST 24 |
4085378572 ps |
T693 |
/workspace/coverage/default/2.sram_ctrl_access_during_key_req.48171420 |
|
|
Feb 04 03:02:20 PM PST 24 |
Feb 04 03:27:35 PM PST 24 |
17866375774 ps |
T694 |
/workspace/coverage/default/48.sram_ctrl_mem_partial_access.2812620434 |
|
|
Feb 04 03:19:03 PM PST 24 |
Feb 04 03:19:10 PM PST 24 |
153666723 ps |
T695 |
/workspace/coverage/default/17.sram_ctrl_multiple_keys.54171905 |
|
|
Feb 04 03:08:59 PM PST 24 |
Feb 04 03:13:59 PM PST 24 |
1463906714 ps |
T696 |
/workspace/coverage/default/2.sram_ctrl_partial_access_b2b.2891220558 |
|
|
Feb 04 03:02:13 PM PST 24 |
Feb 04 03:06:17 PM PST 24 |
10071533745 ps |
T697 |
/workspace/coverage/default/19.sram_ctrl_ram_cfg.1452023156 |
|
|
Feb 04 03:09:52 PM PST 24 |
Feb 04 03:09:53 PM PST 24 |
84403837 ps |
T698 |
/workspace/coverage/default/2.sram_ctrl_stress_all_with_rand_reset.3989219351 |
|
|
Feb 04 03:02:31 PM PST 24 |
Feb 04 03:31:15 PM PST 24 |
3149278911 ps |
T699 |
/workspace/coverage/default/12.sram_ctrl_mem_walk.2023988695 |
|
|
Feb 04 03:07:08 PM PST 24 |
Feb 04 03:07:17 PM PST 24 |
140805869 ps |
T700 |
/workspace/coverage/default/1.sram_ctrl_mem_walk.1728313648 |
|
|
Feb 04 03:02:08 PM PST 24 |
Feb 04 03:02:19 PM PST 24 |
348988115 ps |
T701 |
/workspace/coverage/default/3.sram_ctrl_max_throughput.3448252518 |
|
|
Feb 04 03:03:03 PM PST 24 |
Feb 04 03:05:57 PM PST 24 |
528372823 ps |
T702 |
/workspace/coverage/default/8.sram_ctrl_stress_pipeline.945817002 |
|
|
Feb 04 03:05:33 PM PST 24 |
Feb 04 03:08:59 PM PST 24 |
40064755401 ps |
T703 |
/workspace/coverage/default/22.sram_ctrl_stress_pipeline.699602793 |
|
|
Feb 04 03:10:52 PM PST 24 |
Feb 04 03:15:47 PM PST 24 |
12784586009 ps |
T704 |
/workspace/coverage/default/13.sram_ctrl_access_during_key_req.3664397937 |
|
|
Feb 04 03:07:25 PM PST 24 |
Feb 04 03:30:10 PM PST 24 |
5375770684 ps |
T705 |
/workspace/coverage/default/22.sram_ctrl_mem_walk.3510981300 |
|
|
Feb 04 03:10:56 PM PST 24 |
Feb 04 03:11:02 PM PST 24 |
234649459 ps |
T706 |
/workspace/coverage/default/7.sram_ctrl_max_throughput.2697057936 |
|
|
Feb 04 03:05:13 PM PST 24 |
Feb 04 03:06:36 PM PST 24 |
201483637 ps |
T707 |
/workspace/coverage/default/5.sram_ctrl_max_throughput.291049069 |
|
|
Feb 04 03:03:55 PM PST 24 |
Feb 04 03:05:10 PM PST 24 |
629211278 ps |
T708 |
/workspace/coverage/default/37.sram_ctrl_stress_all_with_rand_reset.2965714659 |
|
|
Feb 04 03:15:40 PM PST 24 |
Feb 04 04:33:41 PM PST 24 |
3836585966 ps |
T709 |
/workspace/coverage/default/11.sram_ctrl_max_throughput.2830424839 |
|
|
Feb 04 03:06:48 PM PST 24 |
Feb 04 03:08:44 PM PST 24 |
161030396 ps |
T710 |
/workspace/coverage/default/47.sram_ctrl_partial_access.4157200239 |
|
|
Feb 04 03:18:31 PM PST 24 |
Feb 04 03:18:48 PM PST 24 |
572890887 ps |
T711 |
/workspace/coverage/default/27.sram_ctrl_partial_access_b2b.4089043649 |
|
|
Feb 04 03:12:23 PM PST 24 |
Feb 04 03:19:28 PM PST 24 |
5862436807 ps |
T712 |
/workspace/coverage/default/3.sram_ctrl_stress_pipeline.3845205260 |
|
|
Feb 04 03:02:56 PM PST 24 |
Feb 04 03:08:29 PM PST 24 |
3330199599 ps |
T713 |
/workspace/coverage/default/34.sram_ctrl_stress_pipeline.2383476176 |
|
|
Feb 04 03:14:37 PM PST 24 |
Feb 04 03:17:00 PM PST 24 |
5594993802 ps |
T714 |
/workspace/coverage/default/1.sram_ctrl_stress_all_with_rand_reset.702753806 |
|
|
Feb 04 03:02:09 PM PST 24 |
Feb 04 04:33:07 PM PST 24 |
1570095625 ps |
T715 |
/workspace/coverage/default/47.sram_ctrl_access_during_key_req.520289972 |
|
|
Feb 04 03:18:36 PM PST 24 |
Feb 04 03:19:48 PM PST 24 |
284228678 ps |
T716 |
/workspace/coverage/default/33.sram_ctrl_stress_all.2956896808 |
|
|
Feb 04 03:14:36 PM PST 24 |
Feb 04 04:20:17 PM PST 24 |
38044668849 ps |
T717 |
/workspace/coverage/default/26.sram_ctrl_bijection.3801553836 |
|
|
Feb 04 03:12:05 PM PST 24 |
Feb 04 03:12:50 PM PST 24 |
6986844754 ps |
T718 |
/workspace/coverage/default/36.sram_ctrl_lc_escalation.663671243 |
|
|
Feb 04 03:15:19 PM PST 24 |
Feb 04 03:15:32 PM PST 24 |
837154007 ps |
T719 |
/workspace/coverage/default/35.sram_ctrl_alert_test.3464243845 |
|
|
Feb 04 03:15:02 PM PST 24 |
Feb 04 03:15:05 PM PST 24 |
40169886 ps |
T720 |
/workspace/coverage/default/36.sram_ctrl_access_during_key_req.1160838927 |
|
|
Feb 04 03:15:38 PM PST 24 |
Feb 04 03:42:20 PM PST 24 |
7495298492 ps |
T721 |
/workspace/coverage/default/16.sram_ctrl_stress_all.584734788 |
|
|
Feb 04 03:08:57 PM PST 24 |
Feb 04 03:55:46 PM PST 24 |
29711735914 ps |
T722 |
/workspace/coverage/default/28.sram_ctrl_stress_all_with_rand_reset.1933212725 |
|
|
Feb 04 03:13:08 PM PST 24 |
Feb 04 04:33:29 PM PST 24 |
1934634093 ps |
T723 |
/workspace/coverage/default/30.sram_ctrl_regwen.2776791688 |
|
|
Feb 04 03:13:29 PM PST 24 |
Feb 04 03:28:04 PM PST 24 |
5427327710 ps |
T724 |
/workspace/coverage/default/36.sram_ctrl_multiple_keys.3573524056 |
|
|
Feb 04 03:14:59 PM PST 24 |
Feb 04 03:27:46 PM PST 24 |
33317024886 ps |
T725 |
/workspace/coverage/default/34.sram_ctrl_ram_cfg.690851663 |
|
|
Feb 04 03:14:48 PM PST 24 |
Feb 04 03:14:50 PM PST 24 |
74134457 ps |
T726 |
/workspace/coverage/default/42.sram_ctrl_executable.2761941414 |
|
|
Feb 04 03:17:02 PM PST 24 |
Feb 04 03:32:13 PM PST 24 |
15369485833 ps |
T727 |
/workspace/coverage/default/34.sram_ctrl_max_throughput.11624019 |
|
|
Feb 04 03:14:37 PM PST 24 |
Feb 04 03:14:43 PM PST 24 |
96827542 ps |
T728 |
/workspace/coverage/default/27.sram_ctrl_stress_all_with_rand_reset.932009595 |
|
|
Feb 04 03:12:34 PM PST 24 |
Feb 04 03:47:26 PM PST 24 |
2184627704 ps |
T729 |
/workspace/coverage/default/9.sram_ctrl_stress_pipeline.608450022 |
|
|
Feb 04 03:06:01 PM PST 24 |
Feb 04 03:12:45 PM PST 24 |
26566320327 ps |
T730 |
/workspace/coverage/default/37.sram_ctrl_access_during_key_req.1024256963 |
|
|
Feb 04 03:15:38 PM PST 24 |
Feb 04 03:29:24 PM PST 24 |
4042952117 ps |
T731 |
/workspace/coverage/default/9.sram_ctrl_partial_access_b2b.3059156720 |
|
|
Feb 04 03:06:14 PM PST 24 |
Feb 04 03:08:07 PM PST 24 |
16534012846 ps |
T732 |
/workspace/coverage/default/5.sram_ctrl_bijection.1108514898 |
|
|
Feb 04 03:03:50 PM PST 24 |
Feb 04 03:04:50 PM PST 24 |
7509749756 ps |
T733 |
/workspace/coverage/default/11.sram_ctrl_smoke.3810537076 |
|
|
Feb 04 03:06:33 PM PST 24 |
Feb 04 03:08:10 PM PST 24 |
2431462959 ps |
T734 |
/workspace/coverage/default/42.sram_ctrl_mem_partial_access.1254334992 |
|
|
Feb 04 03:17:12 PM PST 24 |
Feb 04 03:17:20 PM PST 24 |
121150981 ps |
T735 |
/workspace/coverage/default/9.sram_ctrl_bijection.1522821629 |
|
|
Feb 04 03:06:03 PM PST 24 |
Feb 04 03:06:35 PM PST 24 |
602245097 ps |
T736 |
/workspace/coverage/default/5.sram_ctrl_lc_escalation.2055189899 |
|
|
Feb 04 03:04:04 PM PST 24 |
Feb 04 03:04:16 PM PST 24 |
630737278 ps |
T737 |
/workspace/coverage/default/10.sram_ctrl_access_during_key_req.504402048 |
|
|
Feb 04 03:06:27 PM PST 24 |
Feb 04 03:17:40 PM PST 24 |
7582963622 ps |
T738 |
/workspace/coverage/default/35.sram_ctrl_partial_access_b2b.3835235523 |
|
|
Feb 04 03:14:59 PM PST 24 |
Feb 04 03:21:34 PM PST 24 |
33656277426 ps |
T739 |
/workspace/coverage/default/23.sram_ctrl_stress_all_with_rand_reset.2629816592 |
|
|
Feb 04 03:11:23 PM PST 24 |
Feb 04 03:47:58 PM PST 24 |
287302610 ps |
T740 |
/workspace/coverage/default/16.sram_ctrl_multiple_keys.1513660860 |
|
|
Feb 04 03:08:27 PM PST 24 |
Feb 04 03:33:39 PM PST 24 |
5786377653 ps |
T741 |
/workspace/coverage/default/6.sram_ctrl_alert_test.3232925087 |
|
|
Feb 04 03:04:55 PM PST 24 |
Feb 04 03:05:01 PM PST 24 |
23847939 ps |
T742 |
/workspace/coverage/default/18.sram_ctrl_regwen.3776256751 |
|
|
Feb 04 03:09:28 PM PST 24 |
Feb 04 03:31:57 PM PST 24 |
52050828679 ps |
T743 |
/workspace/coverage/default/9.sram_ctrl_ram_cfg.1378064886 |
|
|
Feb 04 03:06:11 PM PST 24 |
Feb 04 03:06:12 PM PST 24 |
85541174 ps |
T744 |
/workspace/coverage/default/21.sram_ctrl_multiple_keys.1797604351 |
|
|
Feb 04 03:10:28 PM PST 24 |
Feb 04 03:29:03 PM PST 24 |
56362780848 ps |
T745 |
/workspace/coverage/default/24.sram_ctrl_multiple_keys.3510938750 |
|
|
Feb 04 03:11:29 PM PST 24 |
Feb 04 03:27:02 PM PST 24 |
10585863526 ps |
T746 |
/workspace/coverage/default/27.sram_ctrl_bijection.1042426360 |
|
|
Feb 04 03:12:27 PM PST 24 |
Feb 04 03:12:59 PM PST 24 |
1655116448 ps |
T747 |
/workspace/coverage/default/32.sram_ctrl_smoke.3576433288 |
|
|
Feb 04 03:14:04 PM PST 24 |
Feb 04 03:14:30 PM PST 24 |
545558099 ps |
T748 |
/workspace/coverage/default/34.sram_ctrl_mem_partial_access.851766869 |
|
|
Feb 04 03:14:47 PM PST 24 |
Feb 04 03:14:51 PM PST 24 |
373685951 ps |
T749 |
/workspace/coverage/default/33.sram_ctrl_executable.4119075351 |
|
|
Feb 04 03:14:29 PM PST 24 |
Feb 04 03:21:55 PM PST 24 |
5715193864 ps |
T750 |
/workspace/coverage/default/13.sram_ctrl_smoke.2446915615 |
|
|
Feb 04 03:07:12 PM PST 24 |
Feb 04 03:07:21 PM PST 24 |
1382067752 ps |
T751 |
/workspace/coverage/default/48.sram_ctrl_stress_all_with_rand_reset.2793473411 |
|
|
Feb 04 03:19:02 PM PST 24 |
Feb 04 04:48:50 PM PST 24 |
2185815077 ps |
T752 |
/workspace/coverage/default/4.sram_ctrl_alert_test.1542154349 |
|
|
Feb 04 03:03:48 PM PST 24 |
Feb 04 03:03:51 PM PST 24 |
20185612 ps |