Tests
dashboard | hierarchy | modlist | groups | tests | asserts
Total Coverage Summary 
SCORELINECONDTOGGLEFSMBRANCHASSERTGROUP
99.39 100.00 97.77 100.00 100.00 99.71 99.70 98.52


Total test records in report: 1013
tests.html | tests1.html | tests2.html | tests3.html | tests4.html | tests5.html | tests6.html | tests7.html | tests8.html | tests9.html | tests10.html | tests11.html | tests12.html | tests13.html | tests14.html | tests15.html | tests16.html | tests17.html | tests18.html | tests19.html | tests20.html

T307 /workspace/coverage/default/31.sram_ctrl_smoke.3240860328 Mar 12 03:01:46 PM PDT 24 Mar 12 03:01:55 PM PDT 24 602009129 ps
T308 /workspace/coverage/default/12.sram_ctrl_executable.308329108 Mar 12 02:59:54 PM PDT 24 Mar 12 03:11:47 PM PDT 24 34115850501 ps
T309 /workspace/coverage/default/1.sram_ctrl_mem_partial_access.3688320505 Mar 12 02:59:30 PM PDT 24 Mar 12 02:59:35 PM PDT 24 241280632 ps
T310 /workspace/coverage/default/19.sram_ctrl_regwen.4056610060 Mar 12 03:00:19 PM PDT 24 Mar 12 03:02:49 PM PDT 24 5702613038 ps
T311 /workspace/coverage/default/5.sram_ctrl_throughput_w_partial_write.977644835 Mar 12 02:59:35 PM PDT 24 Mar 12 03:01:56 PM PDT 24 621458841 ps
T312 /workspace/coverage/default/15.sram_ctrl_partial_access_b2b.1087721735 Mar 12 03:00:00 PM PDT 24 Mar 12 03:07:01 PM PDT 24 51193326397 ps
T313 /workspace/coverage/default/24.sram_ctrl_alert_test.3397932043 Mar 12 03:00:52 PM PDT 24 Mar 12 03:00:53 PM PDT 24 49998722 ps
T109 /workspace/coverage/default/40.sram_ctrl_stress_all_with_rand_reset.187437812 Mar 12 03:03:09 PM PDT 24 Mar 12 03:03:56 PM PDT 24 4739990187 ps
T314 /workspace/coverage/default/47.sram_ctrl_mem_partial_access.1960771832 Mar 12 03:04:27 PM PDT 24 Mar 12 03:04:30 PM PDT 24 315653410 ps
T315 /workspace/coverage/default/35.sram_ctrl_stress_all_with_rand_reset.2021792550 Mar 12 03:02:29 PM PDT 24 Mar 12 03:03:57 PM PDT 24 3599861538 ps
T316 /workspace/coverage/default/8.sram_ctrl_lc_escalation.2865321041 Mar 12 02:59:50 PM PDT 24 Mar 12 02:59:52 PM PDT 24 117356374 ps
T317 /workspace/coverage/default/36.sram_ctrl_mem_partial_access.3868414189 Mar 12 03:02:39 PM PDT 24 Mar 12 03:02:44 PM PDT 24 237559314 ps
T318 /workspace/coverage/default/25.sram_ctrl_partial_access_b2b.3145112214 Mar 12 03:00:49 PM PDT 24 Mar 12 03:04:41 PM PDT 24 24150599289 ps
T319 /workspace/coverage/default/14.sram_ctrl_access_during_key_req.2033967599 Mar 12 02:59:50 PM PDT 24 Mar 12 03:14:37 PM PDT 24 3634570811 ps
T320 /workspace/coverage/default/7.sram_ctrl_access_during_key_req.3674694886 Mar 12 02:59:40 PM PDT 24 Mar 12 03:23:00 PM PDT 24 15790139823 ps
T321 /workspace/coverage/default/17.sram_ctrl_partial_access.4031413782 Mar 12 03:00:04 PM PDT 24 Mar 12 03:01:48 PM PDT 24 5535272478 ps
T322 /workspace/coverage/default/7.sram_ctrl_bijection.953145713 Mar 12 02:59:47 PM PDT 24 Mar 12 03:00:22 PM PDT 24 2042240277 ps
T323 /workspace/coverage/default/45.sram_ctrl_ram_cfg.3219210592 Mar 12 03:03:59 PM PDT 24 Mar 12 03:04:00 PM PDT 24 25408035 ps
T28 /workspace/coverage/default/0.sram_ctrl_sec_cm.883580818 Mar 12 02:59:17 PM PDT 24 Mar 12 02:59:19 PM PDT 24 467943654 ps
T324 /workspace/coverage/default/7.sram_ctrl_alert_test.1863043095 Mar 12 02:59:54 PM PDT 24 Mar 12 02:59:55 PM PDT 24 12056498 ps
T325 /workspace/coverage/default/0.sram_ctrl_mem_walk.2838465513 Mar 12 02:59:13 PM PDT 24 Mar 12 02:59:22 PM PDT 24 177870975 ps
T326 /workspace/coverage/default/14.sram_ctrl_ram_cfg.1849385117 Mar 12 03:00:00 PM PDT 24 Mar 12 03:00:01 PM PDT 24 34927648 ps
T327 /workspace/coverage/default/24.sram_ctrl_executable.2352116911 Mar 12 03:00:42 PM PDT 24 Mar 12 03:21:39 PM PDT 24 86695910694 ps
T328 /workspace/coverage/default/31.sram_ctrl_regwen.2571073859 Mar 12 03:01:53 PM PDT 24 Mar 12 03:17:37 PM PDT 24 6359657360 ps
T329 /workspace/coverage/default/33.sram_ctrl_lc_escalation.1712386280 Mar 12 03:02:13 PM PDT 24 Mar 12 03:02:19 PM PDT 24 672516466 ps
T330 /workspace/coverage/default/24.sram_ctrl_stress_all.886443084 Mar 12 03:00:48 PM PDT 24 Mar 12 03:18:35 PM PDT 24 43839987019 ps
T331 /workspace/coverage/default/46.sram_ctrl_stress_all_with_rand_reset.610311222 Mar 12 03:04:20 PM PDT 24 Mar 12 03:05:57 PM PDT 24 20964099832 ps
T332 /workspace/coverage/default/41.sram_ctrl_max_throughput.792717755 Mar 12 03:03:20 PM PDT 24 Mar 12 03:03:29 PM PDT 24 66060231 ps
T333 /workspace/coverage/default/6.sram_ctrl_smoke.2292894155 Mar 12 02:59:47 PM PDT 24 Mar 12 02:59:50 PM PDT 24 321623094 ps
T334 /workspace/coverage/default/8.sram_ctrl_regwen.536072995 Mar 12 02:59:37 PM PDT 24 Mar 12 03:13:12 PM PDT 24 10466310239 ps
T335 /workspace/coverage/default/38.sram_ctrl_mem_walk.1041998389 Mar 12 03:02:53 PM PDT 24 Mar 12 03:03:00 PM PDT 24 5492848614 ps
T336 /workspace/coverage/default/2.sram_ctrl_ram_cfg.2640829455 Mar 12 02:59:28 PM PDT 24 Mar 12 02:59:29 PM PDT 24 46184532 ps
T337 /workspace/coverage/default/26.sram_ctrl_ram_cfg.120133443 Mar 12 03:01:12 PM PDT 24 Mar 12 03:01:13 PM PDT 24 126627684 ps
T338 /workspace/coverage/default/26.sram_ctrl_throughput_w_partial_write.1732177914 Mar 12 03:00:58 PM PDT 24 Mar 12 03:01:12 PM PDT 24 715107223 ps
T339 /workspace/coverage/default/41.sram_ctrl_stress_pipeline.2075861972 Mar 12 03:03:20 PM PDT 24 Mar 12 03:08:06 PM PDT 24 5364936205 ps
T340 /workspace/coverage/default/46.sram_ctrl_smoke.450949936 Mar 12 03:03:59 PM PDT 24 Mar 12 03:06:09 PM PDT 24 740589423 ps
T110 /workspace/coverage/default/29.sram_ctrl_stress_all_with_rand_reset.181670580 Mar 12 03:01:34 PM PDT 24 Mar 12 03:03:40 PM PDT 24 1922684691 ps
T341 /workspace/coverage/default/42.sram_ctrl_stress_all.967745916 Mar 12 03:03:35 PM PDT 24 Mar 12 04:15:34 PM PDT 24 137391066925 ps
T342 /workspace/coverage/default/38.sram_ctrl_bijection.2137920627 Mar 12 03:02:54 PM PDT 24 Mar 12 03:03:26 PM PDT 24 4078971445 ps
T343 /workspace/coverage/default/25.sram_ctrl_alert_test.4218142734 Mar 12 03:00:57 PM PDT 24 Mar 12 03:00:57 PM PDT 24 88868680 ps
T344 /workspace/coverage/default/33.sram_ctrl_access_during_key_req.4235069070 Mar 12 03:02:13 PM PDT 24 Mar 12 03:04:59 PM PDT 24 3173013749 ps
T345 /workspace/coverage/default/44.sram_ctrl_smoke.3579989062 Mar 12 03:03:45 PM PDT 24 Mar 12 03:03:56 PM PDT 24 635254708 ps
T346 /workspace/coverage/default/12.sram_ctrl_bijection.120723300 Mar 12 02:59:50 PM PDT 24 Mar 12 03:00:39 PM PDT 24 12832499543 ps
T347 /workspace/coverage/default/7.sram_ctrl_regwen.3491350819 Mar 12 02:59:48 PM PDT 24 Mar 12 03:25:45 PM PDT 24 4314520611 ps
T348 /workspace/coverage/default/21.sram_ctrl_multiple_keys.4136033682 Mar 12 03:00:27 PM PDT 24 Mar 12 03:21:58 PM PDT 24 3911541467 ps
T349 /workspace/coverage/default/35.sram_ctrl_max_throughput.1909583767 Mar 12 03:02:30 PM PDT 24 Mar 12 03:03:43 PM PDT 24 110230595 ps
T350 /workspace/coverage/default/27.sram_ctrl_stress_all.3463327574 Mar 12 03:01:23 PM PDT 24 Mar 12 04:30:29 PM PDT 24 325890488418 ps
T351 /workspace/coverage/default/17.sram_ctrl_stress_all_with_rand_reset.1023557862 Mar 12 03:00:04 PM PDT 24 Mar 12 03:07:23 PM PDT 24 1113309253 ps
T352 /workspace/coverage/default/42.sram_ctrl_max_throughput.1501578010 Mar 12 03:03:29 PM PDT 24 Mar 12 03:04:24 PM PDT 24 373880234 ps
T353 /workspace/coverage/default/13.sram_ctrl_regwen.3752700619 Mar 12 02:59:52 PM PDT 24 Mar 12 03:02:15 PM PDT 24 432873487 ps
T354 /workspace/coverage/default/42.sram_ctrl_stress_pipeline.2892581500 Mar 12 03:03:28 PM PDT 24 Mar 12 03:06:16 PM PDT 24 3855654012 ps
T355 /workspace/coverage/default/31.sram_ctrl_multiple_keys.2897057490 Mar 12 03:01:44 PM PDT 24 Mar 12 03:08:22 PM PDT 24 8464396272 ps
T356 /workspace/coverage/default/46.sram_ctrl_access_during_key_req.3818715526 Mar 12 03:04:09 PM PDT 24 Mar 12 03:16:15 PM PDT 24 6879781489 ps
T357 /workspace/coverage/default/41.sram_ctrl_access_during_key_req.4020726179 Mar 12 03:03:30 PM PDT 24 Mar 12 03:15:56 PM PDT 24 2319041660 ps
T358 /workspace/coverage/default/23.sram_ctrl_access_during_key_req.3080707753 Mar 12 03:00:43 PM PDT 24 Mar 12 03:07:09 PM PDT 24 1284038706 ps
T359 /workspace/coverage/default/42.sram_ctrl_ram_cfg.1039487896 Mar 12 03:03:35 PM PDT 24 Mar 12 03:03:38 PM PDT 24 44952608 ps
T360 /workspace/coverage/default/17.sram_ctrl_max_throughput.2407045319 Mar 12 03:00:00 PM PDT 24 Mar 12 03:03:07 PM PDT 24 139343308 ps
T361 /workspace/coverage/default/12.sram_ctrl_stress_all.1721475963 Mar 12 02:59:55 PM PDT 24 Mar 12 03:30:50 PM PDT 24 87414237504 ps
T362 /workspace/coverage/default/46.sram_ctrl_regwen.2474997078 Mar 12 03:04:09 PM PDT 24 Mar 12 03:22:41 PM PDT 24 92004497010 ps
T363 /workspace/coverage/default/38.sram_ctrl_stress_pipeline.1796346820 Mar 12 03:02:52 PM PDT 24 Mar 12 03:07:41 PM PDT 24 6347396477 ps
T364 /workspace/coverage/default/32.sram_ctrl_access_during_key_req.98890055 Mar 12 03:01:57 PM PDT 24 Mar 12 03:02:21 PM PDT 24 732481804 ps
T365 /workspace/coverage/default/30.sram_ctrl_max_throughput.3496361988 Mar 12 03:01:37 PM PDT 24 Mar 12 03:02:18 PM PDT 24 95656640 ps
T366 /workspace/coverage/default/40.sram_ctrl_mem_walk.1250372973 Mar 12 03:03:12 PM PDT 24 Mar 12 03:03:24 PM PDT 24 601921927 ps
T367 /workspace/coverage/default/29.sram_ctrl_alert_test.625751577 Mar 12 03:01:35 PM PDT 24 Mar 12 03:01:36 PM PDT 24 23301391 ps
T368 /workspace/coverage/default/5.sram_ctrl_max_throughput.2368452079 Mar 12 02:59:35 PM PDT 24 Mar 12 03:01:33 PM PDT 24 258128753 ps
T369 /workspace/coverage/default/43.sram_ctrl_multiple_keys.322382952 Mar 12 03:03:34 PM PDT 24 Mar 12 03:19:06 PM PDT 24 8186509678 ps
T370 /workspace/coverage/default/49.sram_ctrl_stress_all.3808280999 Mar 12 03:04:42 PM PDT 24 Mar 12 03:30:40 PM PDT 24 49262351147 ps
T371 /workspace/coverage/default/32.sram_ctrl_stress_all.3809877887 Mar 12 03:01:57 PM PDT 24 Mar 12 03:46:38 PM PDT 24 225121684695 ps
T372 /workspace/coverage/default/43.sram_ctrl_max_throughput.516378425 Mar 12 03:03:35 PM PDT 24 Mar 12 03:04:57 PM PDT 24 431892581 ps
T373 /workspace/coverage/default/2.sram_ctrl_alert_test.2156509204 Mar 12 02:59:22 PM PDT 24 Mar 12 02:59:22 PM PDT 24 11784756 ps
T374 /workspace/coverage/default/12.sram_ctrl_ram_cfg.4114001422 Mar 12 02:59:49 PM PDT 24 Mar 12 02:59:50 PM PDT 24 38795215 ps
T375 /workspace/coverage/default/26.sram_ctrl_stress_all_with_rand_reset.192933925 Mar 12 03:01:12 PM PDT 24 Mar 12 03:12:26 PM PDT 24 6581864791 ps
T376 /workspace/coverage/default/41.sram_ctrl_multiple_keys.3671835024 Mar 12 03:03:19 PM PDT 24 Mar 12 03:12:29 PM PDT 24 3619031398 ps
T377 /workspace/coverage/default/27.sram_ctrl_max_throughput.2964884410 Mar 12 03:01:17 PM PDT 24 Mar 12 03:03:15 PM PDT 24 492134732 ps
T378 /workspace/coverage/default/1.sram_ctrl_ram_cfg.265468178 Mar 12 02:59:19 PM PDT 24 Mar 12 02:59:20 PM PDT 24 29796869 ps
T379 /workspace/coverage/default/29.sram_ctrl_throughput_w_partial_write.184376752 Mar 12 03:01:35 PM PDT 24 Mar 12 03:01:37 PM PDT 24 41427237 ps
T380 /workspace/coverage/default/44.sram_ctrl_executable.3149876897 Mar 12 03:03:51 PM PDT 24 Mar 12 03:14:25 PM PDT 24 3336189719 ps
T381 /workspace/coverage/default/46.sram_ctrl_bijection.3102419791 Mar 12 03:04:09 PM PDT 24 Mar 12 03:05:23 PM PDT 24 5378081220 ps
T382 /workspace/coverage/default/29.sram_ctrl_ram_cfg.2489655075 Mar 12 03:01:33 PM PDT 24 Mar 12 03:01:35 PM PDT 24 114972633 ps
T383 /workspace/coverage/default/36.sram_ctrl_executable.2623222112 Mar 12 03:02:40 PM PDT 24 Mar 12 03:12:13 PM PDT 24 4153204540 ps
T384 /workspace/coverage/default/46.sram_ctrl_partial_access_b2b.523178179 Mar 12 03:04:09 PM PDT 24 Mar 12 03:09:23 PM PDT 24 4494034138 ps
T385 /workspace/coverage/default/9.sram_ctrl_multiple_keys.1284722238 Mar 12 02:59:50 PM PDT 24 Mar 12 03:11:39 PM PDT 24 14312485644 ps
T386 /workspace/coverage/default/44.sram_ctrl_ram_cfg.1719225550 Mar 12 03:03:52 PM PDT 24 Mar 12 03:03:53 PM PDT 24 34202315 ps
T387 /workspace/coverage/default/7.sram_ctrl_multiple_keys.3312600261 Mar 12 02:59:50 PM PDT 24 Mar 12 03:05:34 PM PDT 24 2047711195 ps
T388 /workspace/coverage/default/25.sram_ctrl_mem_partial_access.651808186 Mar 12 03:00:58 PM PDT 24 Mar 12 03:01:03 PM PDT 24 65400605 ps
T389 /workspace/coverage/default/4.sram_ctrl_partial_access_b2b.1827314046 Mar 12 02:59:36 PM PDT 24 Mar 12 03:02:57 PM PDT 24 8538761317 ps
T390 /workspace/coverage/default/45.sram_ctrl_mem_walk.2941013066 Mar 12 03:03:58 PM PDT 24 Mar 12 03:04:07 PM PDT 24 134827303 ps
T391 /workspace/coverage/default/6.sram_ctrl_max_throughput.1547541699 Mar 12 02:59:49 PM PDT 24 Mar 12 02:59:58 PM PDT 24 255450673 ps
T392 /workspace/coverage/default/9.sram_ctrl_mem_partial_access.3007856301 Mar 12 02:59:47 PM PDT 24 Mar 12 02:59:53 PM PDT 24 1039819993 ps
T111 /workspace/coverage/default/28.sram_ctrl_stress_all_with_rand_reset.2188803388 Mar 12 03:01:33 PM PDT 24 Mar 12 03:01:48 PM PDT 24 597094018 ps
T112 /workspace/coverage/default/47.sram_ctrl_stress_all_with_rand_reset.16182429 Mar 12 03:04:25 PM PDT 24 Mar 12 03:04:56 PM PDT 24 4501392063 ps
T393 /workspace/coverage/default/29.sram_ctrl_stress_pipeline.84852320 Mar 12 03:01:34 PM PDT 24 Mar 12 03:03:56 PM PDT 24 1726212626 ps
T394 /workspace/coverage/default/5.sram_ctrl_alert_test.2628758359 Mar 12 02:59:45 PM PDT 24 Mar 12 02:59:46 PM PDT 24 40907208 ps
T395 /workspace/coverage/default/34.sram_ctrl_executable.2595972458 Mar 12 03:02:19 PM PDT 24 Mar 12 03:15:36 PM PDT 24 19505213717 ps
T396 /workspace/coverage/default/17.sram_ctrl_throughput_w_partial_write.562056466 Mar 12 03:00:02 PM PDT 24 Mar 12 03:01:59 PM PDT 24 549684290 ps
T397 /workspace/coverage/default/26.sram_ctrl_mem_walk.3182009374 Mar 12 03:01:14 PM PDT 24 Mar 12 03:01:25 PM PDT 24 2615208864 ps
T398 /workspace/coverage/default/16.sram_ctrl_max_throughput.642610970 Mar 12 03:00:01 PM PDT 24 Mar 12 03:00:05 PM PDT 24 159840287 ps
T399 /workspace/coverage/default/47.sram_ctrl_partial_access_b2b.963534466 Mar 12 03:04:19 PM PDT 24 Mar 12 03:07:38 PM PDT 24 7932360723 ps
T400 /workspace/coverage/default/28.sram_ctrl_smoke.737072729 Mar 12 03:01:23 PM PDT 24 Mar 12 03:01:50 PM PDT 24 300144299 ps
T401 /workspace/coverage/default/42.sram_ctrl_alert_test.370450729 Mar 12 03:03:37 PM PDT 24 Mar 12 03:03:39 PM PDT 24 34804156 ps
T402 /workspace/coverage/default/10.sram_ctrl_throughput_w_partial_write.1806422909 Mar 12 02:59:47 PM PDT 24 Mar 12 03:00:33 PM PDT 24 117069901 ps
T403 /workspace/coverage/default/45.sram_ctrl_stress_all.2774974074 Mar 12 03:04:00 PM PDT 24 Mar 12 03:36:47 PM PDT 24 5010534245 ps
T404 /workspace/coverage/default/26.sram_ctrl_access_during_key_req.1568266220 Mar 12 03:01:14 PM PDT 24 Mar 12 03:05:04 PM PDT 24 1377525033 ps
T405 /workspace/coverage/default/33.sram_ctrl_max_throughput.190345502 Mar 12 03:02:15 PM PDT 24 Mar 12 03:02:28 PM PDT 24 229307280 ps
T406 /workspace/coverage/default/23.sram_ctrl_partial_access_b2b.1759791806 Mar 12 03:00:40 PM PDT 24 Mar 12 03:06:53 PM PDT 24 15761462662 ps
T407 /workspace/coverage/default/16.sram_ctrl_executable.3491561462 Mar 12 02:59:57 PM PDT 24 Mar 12 03:11:43 PM PDT 24 52186536467 ps
T408 /workspace/coverage/default/35.sram_ctrl_mem_partial_access.2361152858 Mar 12 03:02:33 PM PDT 24 Mar 12 03:02:36 PM PDT 24 420337172 ps
T409 /workspace/coverage/default/3.sram_ctrl_stress_pipeline.3569033322 Mar 12 02:59:33 PM PDT 24 Mar 12 03:04:46 PM PDT 24 13239723597 ps
T410 /workspace/coverage/default/10.sram_ctrl_access_during_key_req.999000812 Mar 12 02:59:56 PM PDT 24 Mar 12 03:21:43 PM PDT 24 22884731011 ps
T411 /workspace/coverage/default/23.sram_ctrl_regwen.2151582319 Mar 12 03:00:39 PM PDT 24 Mar 12 03:15:41 PM PDT 24 10700783304 ps
T412 /workspace/coverage/default/16.sram_ctrl_stress_all_with_rand_reset.2973468918 Mar 12 02:59:57 PM PDT 24 Mar 12 03:01:40 PM PDT 24 6396118587 ps
T413 /workspace/coverage/default/33.sram_ctrl_stress_pipeline.3721037873 Mar 12 03:02:04 PM PDT 24 Mar 12 03:07:07 PM PDT 24 30466587097 ps
T414 /workspace/coverage/default/38.sram_ctrl_ram_cfg.640702214 Mar 12 03:02:53 PM PDT 24 Mar 12 03:02:53 PM PDT 24 30889448 ps
T415 /workspace/coverage/default/30.sram_ctrl_lc_escalation.344040463 Mar 12 03:01:33 PM PDT 24 Mar 12 03:01:38 PM PDT 24 610216572 ps
T416 /workspace/coverage/default/0.sram_ctrl_smoke.2031829608 Mar 12 02:59:13 PM PDT 24 Mar 12 02:59:18 PM PDT 24 159756706 ps
T417 /workspace/coverage/default/43.sram_ctrl_regwen.3522666558 Mar 12 03:03:36 PM PDT 24 Mar 12 03:20:43 PM PDT 24 20316988618 ps
T418 /workspace/coverage/default/47.sram_ctrl_partial_access.1002218127 Mar 12 03:04:18 PM PDT 24 Mar 12 03:04:25 PM PDT 24 1298182886 ps
T113 /workspace/coverage/default/39.sram_ctrl_stress_all_with_rand_reset.390570979 Mar 12 03:03:02 PM PDT 24 Mar 12 03:06:13 PM PDT 24 50673302557 ps
T114 /workspace/coverage/default/4.sram_ctrl_stress_all_with_rand_reset.2869731070 Mar 12 02:59:38 PM PDT 24 Mar 12 03:02:28 PM PDT 24 5470762148 ps
T419 /workspace/coverage/default/21.sram_ctrl_partial_access.1002913581 Mar 12 03:00:41 PM PDT 24 Mar 12 03:00:45 PM PDT 24 202756580 ps
T420 /workspace/coverage/default/26.sram_ctrl_executable.4223991080 Mar 12 03:01:14 PM PDT 24 Mar 12 03:02:04 PM PDT 24 213730286 ps
T421 /workspace/coverage/default/37.sram_ctrl_stress_pipeline.708469039 Mar 12 03:03:53 PM PDT 24 Mar 12 03:08:22 PM PDT 24 2967422150 ps
T422 /workspace/coverage/default/23.sram_ctrl_lc_escalation.866339895 Mar 12 03:00:39 PM PDT 24 Mar 12 03:00:44 PM PDT 24 571099875 ps
T423 /workspace/coverage/default/33.sram_ctrl_mem_partial_access.1263398359 Mar 12 03:02:20 PM PDT 24 Mar 12 03:02:24 PM PDT 24 65183867 ps
T424 /workspace/coverage/default/16.sram_ctrl_partial_access.1585954647 Mar 12 02:59:58 PM PDT 24 Mar 12 03:02:09 PM PDT 24 830588785 ps
T425 /workspace/coverage/default/49.sram_ctrl_smoke.3319346855 Mar 12 03:04:35 PM PDT 24 Mar 12 03:04:48 PM PDT 24 56403925 ps
T426 /workspace/coverage/default/11.sram_ctrl_partial_access.2840645200 Mar 12 02:59:50 PM PDT 24 Mar 12 03:02:24 PM PDT 24 656706948 ps
T427 /workspace/coverage/default/46.sram_ctrl_multiple_keys.2300143666 Mar 12 03:04:08 PM PDT 24 Mar 12 03:36:12 PM PDT 24 15699135794 ps
T428 /workspace/coverage/default/19.sram_ctrl_stress_all_with_rand_reset.1510349935 Mar 12 03:00:18 PM PDT 24 Mar 12 03:00:24 PM PDT 24 160705222 ps
T429 /workspace/coverage/default/25.sram_ctrl_mem_walk.3324528610 Mar 12 03:00:48 PM PDT 24 Mar 12 03:00:57 PM PDT 24 1521354797 ps
T430 /workspace/coverage/default/23.sram_ctrl_bijection.276392049 Mar 12 03:00:39 PM PDT 24 Mar 12 03:01:27 PM PDT 24 898744847 ps
T431 /workspace/coverage/default/38.sram_ctrl_multiple_keys.4223984189 Mar 12 03:02:53 PM PDT 24 Mar 12 03:25:20 PM PDT 24 43766892237 ps
T432 /workspace/coverage/default/32.sram_ctrl_stress_all_with_rand_reset.2528667180 Mar 12 03:02:07 PM PDT 24 Mar 12 03:02:22 PM PDT 24 517396766 ps
T433 /workspace/coverage/default/35.sram_ctrl_partial_access.509757158 Mar 12 03:02:28 PM PDT 24 Mar 12 03:02:43 PM PDT 24 288475923 ps
T434 /workspace/coverage/default/36.sram_ctrl_alert_test.2314220141 Mar 12 03:02:42 PM PDT 24 Mar 12 03:02:42 PM PDT 24 34219368 ps
T435 /workspace/coverage/default/41.sram_ctrl_ram_cfg.1110898026 Mar 12 03:03:28 PM PDT 24 Mar 12 03:03:30 PM PDT 24 85532463 ps
T436 /workspace/coverage/default/33.sram_ctrl_partial_access.1188565086 Mar 12 03:02:11 PM PDT 24 Mar 12 03:04:20 PM PDT 24 2425249142 ps
T437 /workspace/coverage/default/30.sram_ctrl_smoke.3946018513 Mar 12 03:01:36 PM PDT 24 Mar 12 03:02:49 PM PDT 24 1106862913 ps
T438 /workspace/coverage/default/16.sram_ctrl_access_during_key_req.826388852 Mar 12 02:59:56 PM PDT 24 Mar 12 03:04:49 PM PDT 24 2720911913 ps
T439 /workspace/coverage/default/32.sram_ctrl_throughput_w_partial_write.205774870 Mar 12 03:01:54 PM PDT 24 Mar 12 03:03:08 PM PDT 24 962144501 ps
T440 /workspace/coverage/default/12.sram_ctrl_regwen.2564149380 Mar 12 02:59:56 PM PDT 24 Mar 12 03:19:12 PM PDT 24 15833859750 ps
T441 /workspace/coverage/default/32.sram_ctrl_bijection.1895543169 Mar 12 03:01:54 PM PDT 24 Mar 12 03:02:26 PM PDT 24 1954786615 ps
T442 /workspace/coverage/default/39.sram_ctrl_smoke.2134930587 Mar 12 03:03:01 PM PDT 24 Mar 12 03:03:02 PM PDT 24 42019365 ps
T443 /workspace/coverage/default/35.sram_ctrl_smoke.768310225 Mar 12 03:03:53 PM PDT 24 Mar 12 03:03:54 PM PDT 24 135121533 ps
T444 /workspace/coverage/default/0.sram_ctrl_bijection.703154158 Mar 12 02:59:15 PM PDT 24 Mar 12 03:00:25 PM PDT 24 1083660847 ps
T445 /workspace/coverage/default/49.sram_ctrl_multiple_keys.3078996762 Mar 12 03:04:35 PM PDT 24 Mar 12 03:16:50 PM PDT 24 34093533240 ps
T446 /workspace/coverage/default/28.sram_ctrl_access_during_key_req.1534445897 Mar 12 03:01:22 PM PDT 24 Mar 12 03:08:00 PM PDT 24 7225950345 ps
T447 /workspace/coverage/default/13.sram_ctrl_smoke.3627952239 Mar 12 02:59:50 PM PDT 24 Mar 12 02:59:52 PM PDT 24 92253550 ps
T448 /workspace/coverage/default/40.sram_ctrl_mem_partial_access.1847697952 Mar 12 03:03:18 PM PDT 24 Mar 12 03:03:21 PM PDT 24 133089911 ps
T449 /workspace/coverage/default/23.sram_ctrl_stress_all.2301738409 Mar 12 03:00:41 PM PDT 24 Mar 12 03:31:09 PM PDT 24 89797603798 ps
T450 /workspace/coverage/default/1.sram_ctrl_stress_pipeline.279810031 Mar 12 02:59:22 PM PDT 24 Mar 12 03:04:02 PM PDT 24 11155938045 ps
T451 /workspace/coverage/default/24.sram_ctrl_lc_escalation.3190493203 Mar 12 03:00:45 PM PDT 24 Mar 12 03:00:51 PM PDT 24 548331629 ps
T452 /workspace/coverage/default/0.sram_ctrl_ram_cfg.859536445 Mar 12 02:59:15 PM PDT 24 Mar 12 02:59:16 PM PDT 24 28564532 ps
T453 /workspace/coverage/default/6.sram_ctrl_stress_all.4084169216 Mar 12 02:59:52 PM PDT 24 Mar 12 03:51:52 PM PDT 24 68772363584 ps
T454 /workspace/coverage/default/29.sram_ctrl_mem_walk.3443101864 Mar 12 03:01:32 PM PDT 24 Mar 12 03:01:43 PM PDT 24 862218494 ps
T455 /workspace/coverage/default/19.sram_ctrl_executable.2591966342 Mar 12 03:00:19 PM PDT 24 Mar 12 03:02:31 PM PDT 24 18581808182 ps
T456 /workspace/coverage/default/27.sram_ctrl_mem_walk.918125436 Mar 12 03:01:22 PM PDT 24 Mar 12 03:01:30 PM PDT 24 255005108 ps
T457 /workspace/coverage/default/30.sram_ctrl_access_during_key_req.4023479688 Mar 12 03:01:31 PM PDT 24 Mar 12 03:09:11 PM PDT 24 7571348347 ps
T458 /workspace/coverage/default/8.sram_ctrl_mem_partial_access.3312428714 Mar 12 02:59:50 PM PDT 24 Mar 12 02:59:53 PM PDT 24 90246288 ps
T459 /workspace/coverage/default/5.sram_ctrl_executable.3145343720 Mar 12 02:59:35 PM PDT 24 Mar 12 03:12:16 PM PDT 24 6647485204 ps
T460 /workspace/coverage/default/25.sram_ctrl_max_throughput.149077503 Mar 12 03:00:48 PM PDT 24 Mar 12 03:01:18 PM PDT 24 383985830 ps
T461 /workspace/coverage/default/34.sram_ctrl_multiple_keys.961293772 Mar 12 03:02:21 PM PDT 24 Mar 12 03:10:20 PM PDT 24 11746840443 ps
T462 /workspace/coverage/default/8.sram_ctrl_mem_walk.2902189708 Mar 12 02:59:49 PM PDT 24 Mar 12 02:59:53 PM PDT 24 75568420 ps
T463 /workspace/coverage/default/12.sram_ctrl_stress_all_with_rand_reset.33998716 Mar 12 02:59:50 PM PDT 24 Mar 12 03:15:40 PM PDT 24 5499040213 ps
T464 /workspace/coverage/default/3.sram_ctrl_throughput_w_partial_write.818377333 Mar 12 02:59:22 PM PDT 24 Mar 12 02:59:24 PM PDT 24 104376943 ps
T465 /workspace/coverage/default/36.sram_ctrl_partial_access.1261911918 Mar 12 03:02:40 PM PDT 24 Mar 12 03:02:48 PM PDT 24 387658162 ps
T466 /workspace/coverage/default/30.sram_ctrl_stress_pipeline.1387060242 Mar 12 03:01:35 PM PDT 24 Mar 12 03:07:13 PM PDT 24 45357082051 ps
T467 /workspace/coverage/default/7.sram_ctrl_throughput_w_partial_write.2714133248 Mar 12 02:59:38 PM PDT 24 Mar 12 03:00:57 PM PDT 24 148080696 ps
T468 /workspace/coverage/default/28.sram_ctrl_mem_walk.781044993 Mar 12 03:01:34 PM PDT 24 Mar 12 03:01:43 PM PDT 24 897445405 ps
T469 /workspace/coverage/default/30.sram_ctrl_stress_all_with_rand_reset.3354411812 Mar 12 03:01:37 PM PDT 24 Mar 12 03:03:52 PM PDT 24 1202069799 ps
T470 /workspace/coverage/default/31.sram_ctrl_bijection.1829678403 Mar 12 03:01:46 PM PDT 24 Mar 12 03:02:37 PM PDT 24 3625371737 ps
T471 /workspace/coverage/default/12.sram_ctrl_lc_escalation.2629103485 Mar 12 02:59:55 PM PDT 24 Mar 12 03:00:02 PM PDT 24 571253505 ps
T472 /workspace/coverage/default/6.sram_ctrl_lc_escalation.1806968209 Mar 12 02:59:37 PM PDT 24 Mar 12 02:59:44 PM PDT 24 536274306 ps
T473 /workspace/coverage/default/23.sram_ctrl_throughput_w_partial_write.578631830 Mar 12 03:00:43 PM PDT 24 Mar 12 03:02:00 PM PDT 24 252931942 ps
T474 /workspace/coverage/default/3.sram_ctrl_bijection.2935547191 Mar 12 02:59:23 PM PDT 24 Mar 12 02:59:54 PM PDT 24 1003606008 ps
T475 /workspace/coverage/default/26.sram_ctrl_partial_access_b2b.4096767503 Mar 12 03:00:59 PM PDT 24 Mar 12 03:10:42 PM PDT 24 24362338620 ps
T476 /workspace/coverage/default/11.sram_ctrl_bijection.1568252923 Mar 12 02:59:49 PM PDT 24 Mar 12 03:00:14 PM PDT 24 4660013681 ps
T477 /workspace/coverage/default/36.sram_ctrl_access_during_key_req.3370706470 Mar 12 03:02:39 PM PDT 24 Mar 12 03:14:24 PM PDT 24 11286608653 ps
T478 /workspace/coverage/default/29.sram_ctrl_mem_partial_access.3810889691 Mar 12 03:01:31 PM PDT 24 Mar 12 03:01:34 PM PDT 24 170525094 ps
T479 /workspace/coverage/default/46.sram_ctrl_stress_all.2338813901 Mar 12 03:04:24 PM PDT 24 Mar 12 03:35:05 PM PDT 24 31263531186 ps
T480 /workspace/coverage/default/27.sram_ctrl_ram_cfg.1945826533 Mar 12 03:01:23 PM PDT 24 Mar 12 03:01:23 PM PDT 24 32879514 ps
T481 /workspace/coverage/default/40.sram_ctrl_alert_test.3267929501 Mar 12 03:03:19 PM PDT 24 Mar 12 03:03:20 PM PDT 24 47432312 ps
T482 /workspace/coverage/default/10.sram_ctrl_stress_all.1296222179 Mar 12 02:59:56 PM PDT 24 Mar 12 04:08:43 PM PDT 24 125124936373 ps
T483 /workspace/coverage/default/22.sram_ctrl_smoke.4269678527 Mar 12 03:00:43 PM PDT 24 Mar 12 03:01:36 PM PDT 24 2352236360 ps
T484 /workspace/coverage/default/40.sram_ctrl_stress_pipeline.3943474697 Mar 12 03:03:09 PM PDT 24 Mar 12 03:08:11 PM PDT 24 13365501156 ps
T485 /workspace/coverage/default/3.sram_ctrl_alert_test.1129688792 Mar 12 02:59:46 PM PDT 24 Mar 12 02:59:47 PM PDT 24 33104962 ps
T486 /workspace/coverage/default/32.sram_ctrl_smoke.1382445731 Mar 12 03:01:55 PM PDT 24 Mar 12 03:02:03 PM PDT 24 571128308 ps
T487 /workspace/coverage/default/43.sram_ctrl_access_during_key_req.67328166 Mar 12 03:03:35 PM PDT 24 Mar 12 03:21:06 PM PDT 24 3416496244 ps
T488 /workspace/coverage/default/3.sram_ctrl_partial_access_b2b.678940023 Mar 12 02:59:43 PM PDT 24 Mar 12 03:04:46 PM PDT 24 13755936401 ps
T489 /workspace/coverage/default/22.sram_ctrl_partial_access.724539739 Mar 12 03:00:41 PM PDT 24 Mar 12 03:00:52 PM PDT 24 608894834 ps
T490 /workspace/coverage/default/31.sram_ctrl_max_throughput.3370720216 Mar 12 03:01:48 PM PDT 24 Mar 12 03:04:03 PM PDT 24 520123891 ps
T491 /workspace/coverage/default/43.sram_ctrl_lc_escalation.1711778647 Mar 12 03:03:34 PM PDT 24 Mar 12 03:03:40 PM PDT 24 379298559 ps
T492 /workspace/coverage/default/9.sram_ctrl_partial_access_b2b.1735058560 Mar 12 02:59:51 PM PDT 24 Mar 12 03:03:23 PM PDT 24 3165508487 ps
T493 /workspace/coverage/default/41.sram_ctrl_stress_all.1631865859 Mar 12 03:03:32 PM PDT 24 Mar 12 04:21:47 PM PDT 24 153969252317 ps
T494 /workspace/coverage/default/10.sram_ctrl_max_throughput.4287560298 Mar 12 02:59:49 PM PDT 24 Mar 12 03:00:01 PM PDT 24 296546470 ps
T495 /workspace/coverage/default/22.sram_ctrl_mem_partial_access.3979156564 Mar 12 03:00:43 PM PDT 24 Mar 12 03:00:48 PM PDT 24 684084472 ps
T496 /workspace/coverage/default/3.sram_ctrl_regwen.408183556 Mar 12 02:59:31 PM PDT 24 Mar 12 03:08:16 PM PDT 24 9495621233 ps
T41 /workspace/coverage/default/2.sram_ctrl_sec_cm.4034622973 Mar 12 02:59:32 PM PDT 24 Mar 12 02:59:35 PM PDT 24 1987539903 ps
T497 /workspace/coverage/default/5.sram_ctrl_stress_pipeline.3551494102 Mar 12 02:59:36 PM PDT 24 Mar 12 03:05:01 PM PDT 24 3566943802 ps
T498 /workspace/coverage/default/28.sram_ctrl_ram_cfg.1311600312 Mar 12 03:01:34 PM PDT 24 Mar 12 03:01:35 PM PDT 24 34423211 ps
T499 /workspace/coverage/default/33.sram_ctrl_ram_cfg.2388278771 Mar 12 03:02:10 PM PDT 24 Mar 12 03:02:11 PM PDT 24 27107411 ps
T500 /workspace/coverage/default/49.sram_ctrl_mem_partial_access.4105662655 Mar 12 03:04:43 PM PDT 24 Mar 12 03:04:46 PM PDT 24 165172257 ps
T501 /workspace/coverage/default/29.sram_ctrl_partial_access_b2b.2255544328 Mar 12 03:01:34 PM PDT 24 Mar 12 03:09:14 PM PDT 24 38122854778 ps
T502 /workspace/coverage/default/13.sram_ctrl_stress_all.1541506988 Mar 12 02:59:58 PM PDT 24 Mar 12 03:21:38 PM PDT 24 19677368079 ps
T503 /workspace/coverage/default/32.sram_ctrl_lc_escalation.341820680 Mar 12 03:01:54 PM PDT 24 Mar 12 03:02:00 PM PDT 24 1294079856 ps
T504 /workspace/coverage/default/40.sram_ctrl_partial_access_b2b.2955677135 Mar 12 03:03:12 PM PDT 24 Mar 12 03:09:53 PM PDT 24 30451111518 ps
T505 /workspace/coverage/default/7.sram_ctrl_stress_all_with_rand_reset.3192706445 Mar 12 02:59:39 PM PDT 24 Mar 12 03:04:44 PM PDT 24 2506794273 ps
T506 /workspace/coverage/default/41.sram_ctrl_throughput_w_partial_write.1957137926 Mar 12 03:03:19 PM PDT 24 Mar 12 03:04:20 PM PDT 24 168334163 ps
T507 /workspace/coverage/default/4.sram_ctrl_alert_test.2729031906 Mar 12 02:59:49 PM PDT 24 Mar 12 02:59:50 PM PDT 24 24530717 ps
T508 /workspace/coverage/default/19.sram_ctrl_mem_partial_access.4293177143 Mar 12 03:00:21 PM PDT 24 Mar 12 03:00:26 PM PDT 24 304729245 ps
T509 /workspace/coverage/default/11.sram_ctrl_partial_access_b2b.3986523122 Mar 12 02:59:52 PM PDT 24 Mar 12 03:06:16 PM PDT 24 5315042778 ps
T115 /workspace/coverage/default/22.sram_ctrl_stress_all_with_rand_reset.1574851342 Mar 12 03:00:40 PM PDT 24 Mar 12 03:00:46 PM PDT 24 703403894 ps
T510 /workspace/coverage/default/31.sram_ctrl_stress_all_with_rand_reset.3273923377 Mar 12 03:01:55 PM PDT 24 Mar 12 03:02:24 PM PDT 24 2234239177 ps
T511 /workspace/coverage/default/32.sram_ctrl_max_throughput.1186154040 Mar 12 03:01:54 PM PDT 24 Mar 12 03:02:53 PM PDT 24 564983287 ps
T512 /workspace/coverage/default/5.sram_ctrl_regwen.3561157614 Mar 12 02:59:36 PM PDT 24 Mar 12 03:04:57 PM PDT 24 7123557219 ps
T513 /workspace/coverage/default/24.sram_ctrl_multiple_keys.1762126870 Mar 12 03:00:40 PM PDT 24 Mar 12 03:26:44 PM PDT 24 22023741614 ps
T514 /workspace/coverage/default/34.sram_ctrl_stress_pipeline.856277261 Mar 12 03:02:21 PM PDT 24 Mar 12 03:04:28 PM PDT 24 1333999697 ps
T515 /workspace/coverage/default/39.sram_ctrl_throughput_w_partial_write.1069002700 Mar 12 03:03:04 PM PDT 24 Mar 12 03:03:07 PM PDT 24 84403151 ps
T516 /workspace/coverage/default/22.sram_ctrl_ram_cfg.905572495 Mar 12 03:00:41 PM PDT 24 Mar 12 03:00:42 PM PDT 24 47891787 ps
T517 /workspace/coverage/default/20.sram_ctrl_multiple_keys.2113166694 Mar 12 03:00:28 PM PDT 24 Mar 12 03:15:47 PM PDT 24 20697383706 ps
T518 /workspace/coverage/default/48.sram_ctrl_ram_cfg.1973014640 Mar 12 03:04:35 PM PDT 24 Mar 12 03:04:36 PM PDT 24 30458049 ps
T519 /workspace/coverage/default/14.sram_ctrl_max_throughput.885847165 Mar 12 02:59:49 PM PDT 24 Mar 12 02:59:55 PM PDT 24 56331969 ps
T520 /workspace/coverage/default/47.sram_ctrl_multiple_keys.3433221977 Mar 12 03:04:20 PM PDT 24 Mar 12 03:20:57 PM PDT 24 62165107685 ps
T521 /workspace/coverage/default/35.sram_ctrl_access_during_key_req.1097407584 Mar 12 03:02:29 PM PDT 24 Mar 12 03:18:28 PM PDT 24 14520517545 ps
T522 /workspace/coverage/default/11.sram_ctrl_stress_all.2288691247 Mar 12 02:59:51 PM PDT 24 Mar 12 04:15:08 PM PDT 24 129620621230 ps
T523 /workspace/coverage/default/37.sram_ctrl_mem_partial_access.1038897257 Mar 12 03:02:59 PM PDT 24 Mar 12 03:03:03 PM PDT 24 76105601 ps
T524 /workspace/coverage/default/39.sram_ctrl_executable.735304871 Mar 12 03:03:03 PM PDT 24 Mar 12 03:19:48 PM PDT 24 8802137745 ps
T525 /workspace/coverage/default/3.sram_ctrl_stress_all.2878677746 Mar 12 02:59:30 PM PDT 24 Mar 12 03:19:01 PM PDT 24 8937111500 ps
T526 /workspace/coverage/default/1.sram_ctrl_stress_all.1500684381 Mar 12 02:59:19 PM PDT 24 Mar 12 03:46:07 PM PDT 24 117095334180 ps
T527 /workspace/coverage/default/35.sram_ctrl_ram_cfg.4197953311 Mar 12 03:03:53 PM PDT 24 Mar 12 03:03:54 PM PDT 24 35367903 ps
T528 /workspace/coverage/default/22.sram_ctrl_bijection.2719009427 Mar 12 03:00:39 PM PDT 24 Mar 12 03:02:00 PM PDT 24 10705881794 ps
T529 /workspace/coverage/default/21.sram_ctrl_alert_test.260441624 Mar 12 03:00:40 PM PDT 24 Mar 12 03:00:41 PM PDT 24 16515544 ps
T530 /workspace/coverage/default/40.sram_ctrl_bijection.3094530286 Mar 12 03:04:08 PM PDT 24 Mar 12 03:04:55 PM PDT 24 818315004 ps
T531 /workspace/coverage/default/4.sram_ctrl_ram_cfg.2256541257 Mar 12 02:59:31 PM PDT 24 Mar 12 02:59:31 PM PDT 24 29267671 ps
T532 /workspace/coverage/default/18.sram_ctrl_stress_all.3586403392 Mar 12 03:00:10 PM PDT 24 Mar 12 03:21:09 PM PDT 24 35086487207 ps
T533 /workspace/coverage/default/35.sram_ctrl_bijection.3437631918 Mar 12 03:02:22 PM PDT 24 Mar 12 03:03:08 PM PDT 24 11125274021 ps
T534 /workspace/coverage/default/46.sram_ctrl_alert_test.4088165092 Mar 12 03:04:18 PM PDT 24 Mar 12 03:04:19 PM PDT 24 39803393 ps
T535 /workspace/coverage/default/2.sram_ctrl_lc_escalation.801463559 Mar 12 02:59:23 PM PDT 24 Mar 12 02:59:26 PM PDT 24 216183919 ps
T536 /workspace/coverage/default/30.sram_ctrl_executable.3272678039 Mar 12 03:01:51 PM PDT 24 Mar 12 03:22:02 PM PDT 24 3707659669 ps
T537 /workspace/coverage/default/15.sram_ctrl_max_throughput.1066821778 Mar 12 02:59:56 PM PDT 24 Mar 12 03:00:42 PM PDT 24 107930782 ps
T538 /workspace/coverage/default/48.sram_ctrl_access_during_key_req.3565967936 Mar 12 03:04:33 PM PDT 24 Mar 12 03:14:58 PM PDT 24 6583567481 ps
T539 /workspace/coverage/default/5.sram_ctrl_bijection.4021825075 Mar 12 02:59:29 PM PDT 24 Mar 12 03:00:19 PM PDT 24 16488525480 ps
T540 /workspace/coverage/default/48.sram_ctrl_regwen.3767826034 Mar 12 03:04:34 PM PDT 24 Mar 12 03:22:06 PM PDT 24 4694167249 ps
T541 /workspace/coverage/default/6.sram_ctrl_multiple_keys.4248876648 Mar 12 02:59:51 PM PDT 24 Mar 12 03:07:00 PM PDT 24 10828593819 ps
T542 /workspace/coverage/default/20.sram_ctrl_mem_walk.2371912904 Mar 12 03:00:26 PM PDT 24 Mar 12 03:00:37 PM PDT 24 2177453453 ps
T543 /workspace/coverage/default/14.sram_ctrl_alert_test.3262409758 Mar 12 02:59:56 PM PDT 24 Mar 12 02:59:57 PM PDT 24 30031807 ps
T544 /workspace/coverage/default/43.sram_ctrl_bijection.2517134728 Mar 12 03:03:35 PM PDT 24 Mar 12 03:04:05 PM PDT 24 491175773 ps
T545 /workspace/coverage/default/47.sram_ctrl_alert_test.792756658 Mar 12 03:04:26 PM PDT 24 Mar 12 03:04:27 PM PDT 24 12729299 ps
T546 /workspace/coverage/default/21.sram_ctrl_smoke.1485807083 Mar 12 03:00:30 PM PDT 24 Mar 12 03:02:52 PM PDT 24 638766328 ps
T547 /workspace/coverage/default/9.sram_ctrl_regwen.2270360556 Mar 12 02:59:55 PM PDT 24 Mar 12 03:09:58 PM PDT 24 6641354046 ps
0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%