Tests
dashboard | hierarchy | modlist | groups | tests | asserts
Total Coverage Summary 
SCORELINECONDTOGGLEFSMBRANCHASSERTGROUP
97.95 99.16 94.27 99.72 100.00 95.95 99.12 97.44


Total test records in report: 1027
tests.html | tests1.html | tests2.html | tests3.html | tests4.html | tests5.html | tests6.html | tests7.html | tests8.html | tests9.html | tests10.html | tests11.html | tests12.html | tests13.html | tests14.html | tests15.html | tests16.html | tests17.html | tests18.html | tests19.html | tests20.html | tests21.html

T552 /workspace/coverage/default/49.sram_ctrl_regwen.2323045006 Jun 26 05:35:11 PM PDT 24 Jun 26 05:58:43 PM PDT 24 71821608973 ps
T553 /workspace/coverage/default/23.sram_ctrl_mem_partial_access.1487441966 Jun 26 05:31:04 PM PDT 24 Jun 26 05:31:09 PM PDT 24 170847684 ps
T554 /workspace/coverage/default/32.sram_ctrl_smoke.2909302412 Jun 26 05:32:01 PM PDT 24 Jun 26 05:32:14 PM PDT 24 1509029769 ps
T555 /workspace/coverage/default/8.sram_ctrl_mem_walk.1235156190 Jun 26 05:28:51 PM PDT 24 Jun 26 05:28:58 PM PDT 24 75727758 ps
T556 /workspace/coverage/default/26.sram_ctrl_multiple_keys.1757068737 Jun 26 05:31:18 PM PDT 24 Jun 26 05:45:58 PM PDT 24 7486007395 ps
T557 /workspace/coverage/default/1.sram_ctrl_stress_all_with_rand_reset.1229247831 Jun 26 05:27:52 PM PDT 24 Jun 26 05:28:43 PM PDT 24 657331773 ps
T558 /workspace/coverage/default/45.sram_ctrl_mem_walk.1972304535 Jun 26 05:34:26 PM PDT 24 Jun 26 05:34:37 PM PDT 24 468990218 ps
T559 /workspace/coverage/default/41.sram_ctrl_partial_access_b2b.2297441475 Jun 26 05:33:37 PM PDT 24 Jun 26 05:39:04 PM PDT 24 4458709442 ps
T560 /workspace/coverage/default/35.sram_ctrl_lc_escalation.2594715472 Jun 26 05:32:32 PM PDT 24 Jun 26 05:32:36 PM PDT 24 929864322 ps
T561 /workspace/coverage/default/3.sram_ctrl_regwen.2048383094 Jun 26 05:28:04 PM PDT 24 Jun 26 05:38:45 PM PDT 24 13668360789 ps
T562 /workspace/coverage/default/44.sram_ctrl_stress_all.2944994285 Jun 26 05:34:18 PM PDT 24 Jun 26 06:23:05 PM PDT 24 62734102043 ps
T563 /workspace/coverage/default/27.sram_ctrl_mem_walk.3386614235 Jun 26 05:31:25 PM PDT 24 Jun 26 05:31:32 PM PDT 24 297152902 ps
T564 /workspace/coverage/default/39.sram_ctrl_executable.2818526705 Jun 26 05:33:11 PM PDT 24 Jun 26 05:34:56 PM PDT 24 16601132675 ps
T565 /workspace/coverage/default/35.sram_ctrl_stress_all.3635798317 Jun 26 05:32:33 PM PDT 24 Jun 26 06:11:49 PM PDT 24 8749682588 ps
T566 /workspace/coverage/default/11.sram_ctrl_executable.2548464523 Jun 26 05:29:15 PM PDT 24 Jun 26 05:52:11 PM PDT 24 4026002972 ps
T567 /workspace/coverage/default/9.sram_ctrl_stress_pipeline.3601052836 Jun 26 05:28:51 PM PDT 24 Jun 26 05:35:15 PM PDT 24 14942552886 ps
T568 /workspace/coverage/default/17.sram_ctrl_mem_walk.3552977046 Jun 26 05:30:19 PM PDT 24 Jun 26 05:30:34 PM PDT 24 657665376 ps
T569 /workspace/coverage/default/11.sram_ctrl_mem_partial_access.3902470619 Jun 26 05:29:14 PM PDT 24 Jun 26 05:29:19 PM PDT 24 88168845 ps
T570 /workspace/coverage/default/29.sram_ctrl_ram_cfg.2557852362 Jun 26 05:31:40 PM PDT 24 Jun 26 05:31:41 PM PDT 24 29447928 ps
T571 /workspace/coverage/default/34.sram_ctrl_access_during_key_req.3591242849 Jun 26 05:32:27 PM PDT 24 Jun 26 05:48:33 PM PDT 24 9406078642 ps
T572 /workspace/coverage/default/9.sram_ctrl_multiple_keys.2152700640 Jun 26 05:28:50 PM PDT 24 Jun 26 05:51:43 PM PDT 24 105851012962 ps
T573 /workspace/coverage/default/26.sram_ctrl_stress_all_with_rand_reset.2612615433 Jun 26 05:31:18 PM PDT 24 Jun 26 05:31:33 PM PDT 24 671451492 ps
T36 /workspace/coverage/default/4.sram_ctrl_stress_all_with_rand_reset.771684796 Jun 26 05:28:15 PM PDT 24 Jun 26 05:28:24 PM PDT 24 150080971 ps
T574 /workspace/coverage/default/16.sram_ctrl_access_during_key_req.372976054 Jun 26 05:30:03 PM PDT 24 Jun 26 05:44:21 PM PDT 24 3192950291 ps
T575 /workspace/coverage/default/11.sram_ctrl_stress_all.1681804694 Jun 26 05:29:18 PM PDT 24 Jun 26 06:20:12 PM PDT 24 247424745549 ps
T576 /workspace/coverage/default/21.sram_ctrl_access_during_key_req.3413858181 Jun 26 05:30:55 PM PDT 24 Jun 26 05:37:29 PM PDT 24 6781475554 ps
T577 /workspace/coverage/default/2.sram_ctrl_ram_cfg.414242032 Jun 26 05:28:03 PM PDT 24 Jun 26 05:28:07 PM PDT 24 26726760 ps
T578 /workspace/coverage/default/23.sram_ctrl_access_during_key_req.1130413311 Jun 26 05:31:03 PM PDT 24 Jun 26 06:01:47 PM PDT 24 25853882668 ps
T579 /workspace/coverage/default/30.sram_ctrl_mem_walk.515149337 Jun 26 05:31:50 PM PDT 24 Jun 26 05:32:02 PM PDT 24 446010036 ps
T580 /workspace/coverage/default/0.sram_ctrl_multiple_keys.194748428 Jun 26 05:27:48 PM PDT 24 Jun 26 05:31:36 PM PDT 24 3884521451 ps
T581 /workspace/coverage/default/20.sram_ctrl_stress_pipeline.4108287319 Jun 26 05:30:49 PM PDT 24 Jun 26 05:35:56 PM PDT 24 6380599187 ps
T582 /workspace/coverage/default/49.sram_ctrl_multiple_keys.3006044428 Jun 26 05:35:03 PM PDT 24 Jun 26 05:42:05 PM PDT 24 16068823574 ps
T583 /workspace/coverage/default/4.sram_ctrl_partial_access.3066756291 Jun 26 05:28:15 PM PDT 24 Jun 26 05:28:22 PM PDT 24 324439540 ps
T584 /workspace/coverage/default/5.sram_ctrl_throughput_w_partial_write.1912318366 Jun 26 05:28:21 PM PDT 24 Jun 26 05:28:38 PM PDT 24 283217898 ps
T585 /workspace/coverage/default/19.sram_ctrl_access_during_key_req.471427179 Jun 26 05:30:41 PM PDT 24 Jun 26 05:43:17 PM PDT 24 2289816467 ps
T586 /workspace/coverage/default/20.sram_ctrl_mem_partial_access.2255168694 Jun 26 05:30:48 PM PDT 24 Jun 26 05:30:52 PM PDT 24 91764597 ps
T587 /workspace/coverage/default/4.sram_ctrl_partial_access_b2b.1907529523 Jun 26 05:28:18 PM PDT 24 Jun 26 05:34:01 PM PDT 24 8950538019 ps
T588 /workspace/coverage/default/8.sram_ctrl_partial_access.1059951517 Jun 26 05:28:43 PM PDT 24 Jun 26 05:30:22 PM PDT 24 1130862762 ps
T589 /workspace/coverage/default/33.sram_ctrl_partial_access_b2b.179695216 Jun 26 05:32:17 PM PDT 24 Jun 26 05:38:54 PM PDT 24 69678705219 ps
T38 /workspace/coverage/default/21.sram_ctrl_stress_all_with_rand_reset.4137177928 Jun 26 05:30:55 PM PDT 24 Jun 26 05:31:31 PM PDT 24 907934023 ps
T590 /workspace/coverage/default/34.sram_ctrl_multiple_keys.595577648 Jun 26 05:32:21 PM PDT 24 Jun 26 05:44:20 PM PDT 24 9143048681 ps
T591 /workspace/coverage/default/19.sram_ctrl_alert_test.75888281 Jun 26 05:30:39 PM PDT 24 Jun 26 05:30:41 PM PDT 24 67416898 ps
T592 /workspace/coverage/default/7.sram_ctrl_stress_all.367441228 Jun 26 05:28:35 PM PDT 24 Jun 26 06:00:09 PM PDT 24 11893507572 ps
T593 /workspace/coverage/default/18.sram_ctrl_partial_access_b2b.3399857277 Jun 26 05:30:27 PM PDT 24 Jun 26 05:38:29 PM PDT 24 78332192876 ps
T594 /workspace/coverage/default/5.sram_ctrl_smoke.1607902131 Jun 26 05:28:15 PM PDT 24 Jun 26 05:28:58 PM PDT 24 448292049 ps
T595 /workspace/coverage/default/29.sram_ctrl_partial_access_b2b.4007782734 Jun 26 05:31:32 PM PDT 24 Jun 26 05:37:52 PM PDT 24 16537124527 ps
T596 /workspace/coverage/default/32.sram_ctrl_regwen.3668060968 Jun 26 05:32:07 PM PDT 24 Jun 26 05:57:03 PM PDT 24 15829108314 ps
T597 /workspace/coverage/default/26.sram_ctrl_mem_partial_access.188225568 Jun 26 05:31:17 PM PDT 24 Jun 26 05:31:22 PM PDT 24 702491158 ps
T598 /workspace/coverage/default/21.sram_ctrl_bijection.2268391846 Jun 26 05:30:47 PM PDT 24 Jun 26 05:31:41 PM PDT 24 4943011009 ps
T599 /workspace/coverage/default/27.sram_ctrl_regwen.1515454871 Jun 26 05:31:17 PM PDT 24 Jun 26 05:59:44 PM PDT 24 84250617302 ps
T600 /workspace/coverage/default/23.sram_ctrl_throughput_w_partial_write.1735828434 Jun 26 05:31:00 PM PDT 24 Jun 26 05:31:03 PM PDT 24 40394639 ps
T601 /workspace/coverage/default/47.sram_ctrl_alert_test.1583684476 Jun 26 05:34:48 PM PDT 24 Jun 26 05:34:49 PM PDT 24 72584967 ps
T602 /workspace/coverage/default/34.sram_ctrl_stress_pipeline.2188303609 Jun 26 05:32:17 PM PDT 24 Jun 26 05:35:40 PM PDT 24 2180331338 ps
T603 /workspace/coverage/default/41.sram_ctrl_lc_escalation.862255121 Jun 26 05:33:39 PM PDT 24 Jun 26 05:33:48 PM PDT 24 4516351459 ps
T604 /workspace/coverage/default/15.sram_ctrl_alert_test.2679088586 Jun 26 05:30:03 PM PDT 24 Jun 26 05:30:05 PM PDT 24 83084621 ps
T605 /workspace/coverage/default/11.sram_ctrl_alert_test.3003490611 Jun 26 05:29:19 PM PDT 24 Jun 26 05:29:21 PM PDT 24 171089279 ps
T606 /workspace/coverage/default/47.sram_ctrl_bijection.2708179124 Jun 26 05:34:41 PM PDT 24 Jun 26 05:36:00 PM PDT 24 8987939901 ps
T607 /workspace/coverage/default/35.sram_ctrl_bijection.1205105556 Jun 26 05:32:26 PM PDT 24 Jun 26 05:33:34 PM PDT 24 6330695987 ps
T608 /workspace/coverage/default/23.sram_ctrl_stress_all.1995934064 Jun 26 05:31:03 PM PDT 24 Jun 26 05:58:19 PM PDT 24 80089672720 ps
T609 /workspace/coverage/default/7.sram_ctrl_executable.1427154036 Jun 26 05:28:35 PM PDT 24 Jun 26 05:33:21 PM PDT 24 5375812199 ps
T610 /workspace/coverage/default/1.sram_ctrl_lc_escalation.4172182658 Jun 26 05:28:04 PM PDT 24 Jun 26 05:28:15 PM PDT 24 3704216777 ps
T611 /workspace/coverage/default/29.sram_ctrl_alert_test.2299905964 Jun 26 05:31:42 PM PDT 24 Jun 26 05:31:44 PM PDT 24 22066661 ps
T612 /workspace/coverage/default/12.sram_ctrl_throughput_w_partial_write.159929736 Jun 26 05:29:19 PM PDT 24 Jun 26 05:31:42 PM PDT 24 160211707 ps
T613 /workspace/coverage/default/31.sram_ctrl_partial_access.188657160 Jun 26 05:31:59 PM PDT 24 Jun 26 05:32:06 PM PDT 24 313432021 ps
T614 /workspace/coverage/default/0.sram_ctrl_regwen.4101834872 Jun 26 05:27:46 PM PDT 24 Jun 26 05:38:40 PM PDT 24 2607794152 ps
T615 /workspace/coverage/default/34.sram_ctrl_throughput_w_partial_write.1487267356 Jun 26 05:32:24 PM PDT 24 Jun 26 05:34:47 PM PDT 24 158848381 ps
T616 /workspace/coverage/default/24.sram_ctrl_lc_escalation.3750364558 Jun 26 05:31:11 PM PDT 24 Jun 26 05:31:19 PM PDT 24 2518946952 ps
T617 /workspace/coverage/default/35.sram_ctrl_access_during_key_req.2038934284 Jun 26 05:32:33 PM PDT 24 Jun 26 05:44:42 PM PDT 24 7907672582 ps
T618 /workspace/coverage/default/12.sram_ctrl_stress_pipeline.395983742 Jun 26 05:29:21 PM PDT 24 Jun 26 05:33:22 PM PDT 24 24430892785 ps
T619 /workspace/coverage/default/29.sram_ctrl_executable.1585294841 Jun 26 05:31:40 PM PDT 24 Jun 26 05:52:27 PM PDT 24 49584293043 ps
T620 /workspace/coverage/default/25.sram_ctrl_bijection.2001174257 Jun 26 05:31:10 PM PDT 24 Jun 26 05:31:40 PM PDT 24 716174538 ps
T621 /workspace/coverage/default/4.sram_ctrl_stress_pipeline.2846816756 Jun 26 05:28:15 PM PDT 24 Jun 26 05:31:03 PM PDT 24 1618762640 ps
T622 /workspace/coverage/default/46.sram_ctrl_stress_all.3838820118 Jun 26 05:34:41 PM PDT 24 Jun 26 06:15:38 PM PDT 24 39986756889 ps
T623 /workspace/coverage/default/18.sram_ctrl_stress_all.2185650969 Jun 26 05:30:39 PM PDT 24 Jun 26 05:50:07 PM PDT 24 52635401785 ps
T624 /workspace/coverage/default/35.sram_ctrl_mem_partial_access.4094318646 Jun 26 05:32:35 PM PDT 24 Jun 26 05:32:39 PM PDT 24 58642893 ps
T625 /workspace/coverage/default/9.sram_ctrl_partial_access.4045569150 Jun 26 05:28:51 PM PDT 24 Jun 26 05:29:50 PM PDT 24 2031513920 ps
T626 /workspace/coverage/default/47.sram_ctrl_regwen.4235512516 Jun 26 05:34:50 PM PDT 24 Jun 26 05:56:30 PM PDT 24 76890380687 ps
T627 /workspace/coverage/default/28.sram_ctrl_max_throughput.2717351075 Jun 26 05:31:24 PM PDT 24 Jun 26 05:31:30 PM PDT 24 139270806 ps
T628 /workspace/coverage/default/45.sram_ctrl_multiple_keys.2975159646 Jun 26 05:34:21 PM PDT 24 Jun 26 05:49:18 PM PDT 24 15527704996 ps
T629 /workspace/coverage/default/19.sram_ctrl_stress_all_with_rand_reset.1800258347 Jun 26 05:30:41 PM PDT 24 Jun 26 05:41:15 PM PDT 24 2048786064 ps
T630 /workspace/coverage/default/23.sram_ctrl_multiple_keys.2648238437 Jun 26 05:31:03 PM PDT 24 Jun 26 05:36:41 PM PDT 24 35269770841 ps
T631 /workspace/coverage/default/6.sram_ctrl_max_throughput.4088177447 Jun 26 05:28:22 PM PDT 24 Jun 26 05:28:40 PM PDT 24 79433888 ps
T632 /workspace/coverage/default/49.sram_ctrl_mem_partial_access.731240834 Jun 26 05:35:12 PM PDT 24 Jun 26 05:35:17 PM PDT 24 63445446 ps
T633 /workspace/coverage/default/44.sram_ctrl_max_throughput.1969817763 Jun 26 05:34:08 PM PDT 24 Jun 26 05:36:22 PM PDT 24 133493640 ps
T634 /workspace/coverage/default/15.sram_ctrl_lc_escalation.3908877363 Jun 26 05:29:58 PM PDT 24 Jun 26 05:30:06 PM PDT 24 583820064 ps
T635 /workspace/coverage/default/14.sram_ctrl_bijection.4129231632 Jun 26 05:29:39 PM PDT 24 Jun 26 05:30:32 PM PDT 24 2972866641 ps
T636 /workspace/coverage/default/31.sram_ctrl_throughput_w_partial_write.2714338204 Jun 26 05:31:58 PM PDT 24 Jun 26 05:34:20 PM PDT 24 677967144 ps
T637 /workspace/coverage/default/38.sram_ctrl_partial_access.2400701822 Jun 26 05:32:57 PM PDT 24 Jun 26 05:34:19 PM PDT 24 621718574 ps
T638 /workspace/coverage/default/41.sram_ctrl_access_during_key_req.2077415223 Jun 26 05:33:37 PM PDT 24 Jun 26 05:41:47 PM PDT 24 2903999491 ps
T639 /workspace/coverage/default/23.sram_ctrl_max_throughput.4186398235 Jun 26 05:31:03 PM PDT 24 Jun 26 05:31:16 PM PDT 24 69398448 ps
T640 /workspace/coverage/default/8.sram_ctrl_executable.3413584099 Jun 26 05:28:45 PM PDT 24 Jun 26 05:35:45 PM PDT 24 43364414837 ps
T641 /workspace/coverage/default/38.sram_ctrl_executable.708731700 Jun 26 05:33:04 PM PDT 24 Jun 26 05:49:22 PM PDT 24 22115577645 ps
T642 /workspace/coverage/default/8.sram_ctrl_lc_escalation.2075698294 Jun 26 05:28:46 PM PDT 24 Jun 26 05:28:49 PM PDT 24 147590817 ps
T643 /workspace/coverage/default/48.sram_ctrl_access_during_key_req.2364277455 Jun 26 05:34:54 PM PDT 24 Jun 26 05:51:00 PM PDT 24 5095750307 ps
T119 /workspace/coverage/default/47.sram_ctrl_stress_all_with_rand_reset.1434070272 Jun 26 05:34:49 PM PDT 24 Jun 26 05:36:48 PM PDT 24 3406420218 ps
T644 /workspace/coverage/default/13.sram_ctrl_stress_all.2423423878 Jun 26 05:29:39 PM PDT 24 Jun 26 05:31:33 PM PDT 24 5517967514 ps
T645 /workspace/coverage/default/3.sram_ctrl_ram_cfg.1537684465 Jun 26 05:28:04 PM PDT 24 Jun 26 05:28:08 PM PDT 24 92928818 ps
T646 /workspace/coverage/default/13.sram_ctrl_ram_cfg.3335371699 Jun 26 05:29:33 PM PDT 24 Jun 26 05:29:35 PM PDT 24 133106001 ps
T647 /workspace/coverage/default/1.sram_ctrl_access_during_key_req.4188043497 Jun 26 05:27:55 PM PDT 24 Jun 26 05:33:11 PM PDT 24 5535660535 ps
T648 /workspace/coverage/default/42.sram_ctrl_partial_access_b2b.2725660511 Jun 26 05:33:43 PM PDT 24 Jun 26 05:38:29 PM PDT 24 14929204496 ps
T649 /workspace/coverage/default/6.sram_ctrl_mem_walk.3777457659 Jun 26 05:28:27 PM PDT 24 Jun 26 05:28:40 PM PDT 24 685308863 ps
T650 /workspace/coverage/default/10.sram_ctrl_stress_all_with_rand_reset.2033952895 Jun 26 05:29:06 PM PDT 24 Jun 26 05:29:17 PM PDT 24 300847428 ps
T651 /workspace/coverage/default/16.sram_ctrl_stress_all.24602749 Jun 26 05:30:15 PM PDT 24 Jun 26 06:01:55 PM PDT 24 25677426934 ps
T652 /workspace/coverage/default/38.sram_ctrl_stress_pipeline.3261318369 Jun 26 05:33:00 PM PDT 24 Jun 26 05:38:00 PM PDT 24 3058863203 ps
T653 /workspace/coverage/default/18.sram_ctrl_mem_walk.3025902278 Jun 26 05:30:32 PM PDT 24 Jun 26 05:30:43 PM PDT 24 460357605 ps
T654 /workspace/coverage/default/37.sram_ctrl_alert_test.3792993390 Jun 26 05:32:58 PM PDT 24 Jun 26 05:33:00 PM PDT 24 46170368 ps
T655 /workspace/coverage/default/7.sram_ctrl_lc_escalation.347913781 Jun 26 05:28:40 PM PDT 24 Jun 26 05:28:50 PM PDT 24 2134073803 ps
T656 /workspace/coverage/default/0.sram_ctrl_throughput_w_partial_write.3112071172 Jun 26 05:27:47 PM PDT 24 Jun 26 05:29:08 PM PDT 24 250138523 ps
T657 /workspace/coverage/default/33.sram_ctrl_ram_cfg.3699137938 Jun 26 05:32:17 PM PDT 24 Jun 26 05:32:19 PM PDT 24 93346215 ps
T658 /workspace/coverage/default/33.sram_ctrl_alert_test.595178041 Jun 26 05:32:15 PM PDT 24 Jun 26 05:32:17 PM PDT 24 15779688 ps
T659 /workspace/coverage/default/49.sram_ctrl_throughput_w_partial_write.2646864297 Jun 26 05:35:16 PM PDT 24 Jun 26 05:36:09 PM PDT 24 224164143 ps
T660 /workspace/coverage/default/13.sram_ctrl_partial_access_b2b.2409018837 Jun 26 05:29:32 PM PDT 24 Jun 26 05:33:58 PM PDT 24 3660392570 ps
T661 /workspace/coverage/default/3.sram_ctrl_partial_access.2752463092 Jun 26 05:28:04 PM PDT 24 Jun 26 05:28:09 PM PDT 24 160303475 ps
T662 /workspace/coverage/default/26.sram_ctrl_partial_access_b2b.2030018057 Jun 26 05:31:20 PM PDT 24 Jun 26 05:36:19 PM PDT 24 12229733318 ps
T663 /workspace/coverage/default/31.sram_ctrl_lc_escalation.4068856829 Jun 26 05:31:57 PM PDT 24 Jun 26 05:32:00 PM PDT 24 231546765 ps
T664 /workspace/coverage/default/1.sram_ctrl_bijection.1963288115 Jun 26 05:27:55 PM PDT 24 Jun 26 05:28:12 PM PDT 24 2236232918 ps
T665 /workspace/coverage/default/46.sram_ctrl_smoke.3425908692 Jun 26 05:34:26 PM PDT 24 Jun 26 05:34:59 PM PDT 24 1484317693 ps
T666 /workspace/coverage/default/29.sram_ctrl_mem_partial_access.2796472103 Jun 26 05:31:45 PM PDT 24 Jun 26 05:31:48 PM PDT 24 92775590 ps
T667 /workspace/coverage/default/46.sram_ctrl_stress_pipeline.2356634701 Jun 26 05:34:25 PM PDT 24 Jun 26 05:39:24 PM PDT 24 2918644499 ps
T668 /workspace/coverage/default/49.sram_ctrl_ram_cfg.2399136857 Jun 26 05:35:09 PM PDT 24 Jun 26 05:35:11 PM PDT 24 31768814 ps
T669 /workspace/coverage/default/5.sram_ctrl_stress_all_with_rand_reset.3730292448 Jun 26 05:28:26 PM PDT 24 Jun 26 05:32:56 PM PDT 24 1960966294 ps
T670 /workspace/coverage/default/30.sram_ctrl_access_during_key_req.1542122604 Jun 26 05:31:48 PM PDT 24 Jun 26 05:40:00 PM PDT 24 6753215268 ps
T671 /workspace/coverage/default/25.sram_ctrl_throughput_w_partial_write.2491052596 Jun 26 05:31:08 PM PDT 24 Jun 26 05:32:14 PM PDT 24 131194573 ps
T672 /workspace/coverage/default/29.sram_ctrl_multiple_keys.4043373143 Jun 26 05:31:34 PM PDT 24 Jun 26 05:37:18 PM PDT 24 4691589684 ps
T673 /workspace/coverage/default/15.sram_ctrl_stress_pipeline.2065008368 Jun 26 05:29:55 PM PDT 24 Jun 26 05:34:13 PM PDT 24 2700484050 ps
T674 /workspace/coverage/default/35.sram_ctrl_ram_cfg.2446602509 Jun 26 05:32:31 PM PDT 24 Jun 26 05:32:33 PM PDT 24 35592236 ps
T675 /workspace/coverage/default/21.sram_ctrl_regwen.3414009914 Jun 26 05:30:52 PM PDT 24 Jun 26 05:52:24 PM PDT 24 54100682631 ps
T120 /workspace/coverage/default/27.sram_ctrl_stress_all_with_rand_reset.679504000 Jun 26 05:31:24 PM PDT 24 Jun 26 05:33:53 PM PDT 24 1117168992 ps
T676 /workspace/coverage/default/10.sram_ctrl_stress_pipeline.3682759729 Jun 26 05:28:58 PM PDT 24 Jun 26 05:33:43 PM PDT 24 11707514948 ps
T677 /workspace/coverage/default/7.sram_ctrl_alert_test.517718881 Jun 26 05:28:35 PM PDT 24 Jun 26 05:28:38 PM PDT 24 29702685 ps
T678 /workspace/coverage/default/11.sram_ctrl_throughput_w_partial_write.2645774502 Jun 26 05:29:16 PM PDT 24 Jun 26 05:30:35 PM PDT 24 736395446 ps
T679 /workspace/coverage/default/31.sram_ctrl_multiple_keys.4174271934 Jun 26 05:31:51 PM PDT 24 Jun 26 05:41:51 PM PDT 24 4128603970 ps
T680 /workspace/coverage/default/41.sram_ctrl_smoke.2889962569 Jun 26 05:33:33 PM PDT 24 Jun 26 05:33:46 PM PDT 24 2018414015 ps
T681 /workspace/coverage/default/35.sram_ctrl_multiple_keys.3621699072 Jun 26 05:32:26 PM PDT 24 Jun 26 05:56:27 PM PDT 24 6687668236 ps
T682 /workspace/coverage/default/42.sram_ctrl_mem_walk.1661018450 Jun 26 05:33:54 PM PDT 24 Jun 26 05:34:01 PM PDT 24 747898726 ps
T683 /workspace/coverage/default/35.sram_ctrl_partial_access.2429517395 Jun 26 05:32:27 PM PDT 24 Jun 26 05:34:01 PM PDT 24 2089005094 ps
T684 /workspace/coverage/default/10.sram_ctrl_mem_walk.1117933552 Jun 26 05:29:07 PM PDT 24 Jun 26 05:29:15 PM PDT 24 308604592 ps
T685 /workspace/coverage/default/40.sram_ctrl_partial_access_b2b.3768061210 Jun 26 05:33:20 PM PDT 24 Jun 26 05:42:11 PM PDT 24 23385606224 ps
T686 /workspace/coverage/default/37.sram_ctrl_max_throughput.2519107415 Jun 26 05:32:47 PM PDT 24 Jun 26 05:33:01 PM PDT 24 126301210 ps
T687 /workspace/coverage/default/1.sram_ctrl_mem_walk.2996831623 Jun 26 05:27:58 PM PDT 24 Jun 26 05:28:06 PM PDT 24 350222277 ps
T688 /workspace/coverage/default/42.sram_ctrl_partial_access.2073721097 Jun 26 05:33:46 PM PDT 24 Jun 26 05:33:53 PM PDT 24 229594073 ps
T689 /workspace/coverage/default/34.sram_ctrl_mem_partial_access.1292067982 Jun 26 05:32:25 PM PDT 24 Jun 26 05:32:29 PM PDT 24 46356627 ps
T690 /workspace/coverage/default/24.sram_ctrl_access_during_key_req.381591093 Jun 26 05:31:14 PM PDT 24 Jun 26 05:51:45 PM PDT 24 2755471390 ps
T691 /workspace/coverage/default/17.sram_ctrl_partial_access.3017929414 Jun 26 05:30:17 PM PDT 24 Jun 26 05:31:15 PM PDT 24 350990578 ps
T692 /workspace/coverage/default/3.sram_ctrl_mem_walk.1654956691 Jun 26 05:28:05 PM PDT 24 Jun 26 05:28:21 PM PDT 24 954460696 ps
T693 /workspace/coverage/default/9.sram_ctrl_mem_partial_access.3519965953 Jun 26 05:28:58 PM PDT 24 Jun 26 05:29:03 PM PDT 24 61201667 ps
T694 /workspace/coverage/default/6.sram_ctrl_regwen.555643361 Jun 26 05:28:27 PM PDT 24 Jun 26 05:44:54 PM PDT 24 26558169918 ps
T695 /workspace/coverage/default/49.sram_ctrl_partial_access.2214289212 Jun 26 05:35:03 PM PDT 24 Jun 26 05:37:16 PM PDT 24 755835252 ps
T696 /workspace/coverage/default/42.sram_ctrl_throughput_w_partial_write.3521440658 Jun 26 05:33:48 PM PDT 24 Jun 26 05:34:06 PM PDT 24 152970914 ps
T697 /workspace/coverage/default/33.sram_ctrl_bijection.2709061638 Jun 26 05:32:10 PM PDT 24 Jun 26 05:33:11 PM PDT 24 32471878212 ps
T698 /workspace/coverage/default/7.sram_ctrl_multiple_keys.3946357371 Jun 26 05:28:27 PM PDT 24 Jun 26 05:43:20 PM PDT 24 36754894150 ps
T699 /workspace/coverage/default/35.sram_ctrl_regwen.1190983737 Jun 26 05:32:34 PM PDT 24 Jun 26 05:43:18 PM PDT 24 2186217342 ps
T700 /workspace/coverage/default/8.sram_ctrl_mem_partial_access.1709329752 Jun 26 05:28:53 PM PDT 24 Jun 26 05:28:59 PM PDT 24 191567989 ps
T701 /workspace/coverage/default/23.sram_ctrl_alert_test.87242583 Jun 26 05:31:03 PM PDT 24 Jun 26 05:31:06 PM PDT 24 56805966 ps
T702 /workspace/coverage/default/18.sram_ctrl_max_throughput.3677459743 Jun 26 05:30:30 PM PDT 24 Jun 26 05:31:58 PM PDT 24 541644776 ps
T703 /workspace/coverage/default/16.sram_ctrl_multiple_keys.3314413177 Jun 26 05:30:06 PM PDT 24 Jun 26 05:40:39 PM PDT 24 9433506039 ps
T704 /workspace/coverage/default/4.sram_ctrl_access_during_key_req.2689787639 Jun 26 05:28:12 PM PDT 24 Jun 26 05:40:26 PM PDT 24 8884783981 ps
T705 /workspace/coverage/default/18.sram_ctrl_mem_partial_access.3297364290 Jun 26 05:30:32 PM PDT 24 Jun 26 05:30:39 PM PDT 24 336840212 ps
T706 /workspace/coverage/default/14.sram_ctrl_stress_all.3640093119 Jun 26 05:29:49 PM PDT 24 Jun 26 05:47:22 PM PDT 24 20471053606 ps
T707 /workspace/coverage/default/46.sram_ctrl_partial_access_b2b.1094632413 Jun 26 05:34:30 PM PDT 24 Jun 26 05:42:43 PM PDT 24 19129366712 ps
T708 /workspace/coverage/default/42.sram_ctrl_alert_test.1478496708 Jun 26 05:33:52 PM PDT 24 Jun 26 05:33:54 PM PDT 24 13900740 ps
T709 /workspace/coverage/default/31.sram_ctrl_partial_access_b2b.1820772873 Jun 26 05:32:00 PM PDT 24 Jun 26 05:37:51 PM PDT 24 209829378543 ps
T710 /workspace/coverage/default/11.sram_ctrl_regwen.2261674211 Jun 26 05:29:16 PM PDT 24 Jun 26 05:35:51 PM PDT 24 16745542532 ps
T711 /workspace/coverage/default/17.sram_ctrl_throughput_w_partial_write.3243713295 Jun 26 05:30:18 PM PDT 24 Jun 26 05:30:32 PM PDT 24 220183519 ps
T712 /workspace/coverage/default/5.sram_ctrl_executable.268767709 Jun 26 05:28:21 PM PDT 24 Jun 26 05:35:11 PM PDT 24 31192011254 ps
T713 /workspace/coverage/default/25.sram_ctrl_ram_cfg.3178932354 Jun 26 05:31:12 PM PDT 24 Jun 26 05:31:13 PM PDT 24 76185804 ps
T714 /workspace/coverage/default/13.sram_ctrl_multiple_keys.3244360646 Jun 26 05:29:27 PM PDT 24 Jun 26 05:42:11 PM PDT 24 17367714878 ps
T715 /workspace/coverage/default/22.sram_ctrl_mem_partial_access.2307205697 Jun 26 05:31:05 PM PDT 24 Jun 26 05:31:12 PM PDT 24 297024043 ps
T716 /workspace/coverage/default/23.sram_ctrl_smoke.1784950937 Jun 26 05:31:02 PM PDT 24 Jun 26 05:31:18 PM PDT 24 860085188 ps
T717 /workspace/coverage/default/47.sram_ctrl_mem_partial_access.2251611116 Jun 26 05:34:47 PM PDT 24 Jun 26 05:34:51 PM PDT 24 141709473 ps
T718 /workspace/coverage/default/17.sram_ctrl_regwen.3197865553 Jun 26 05:30:18 PM PDT 24 Jun 26 05:44:01 PM PDT 24 2248693136 ps
T719 /workspace/coverage/default/39.sram_ctrl_ram_cfg.219502928 Jun 26 05:33:21 PM PDT 24 Jun 26 05:33:24 PM PDT 24 85203832 ps
T720 /workspace/coverage/default/26.sram_ctrl_mem_walk.2082678595 Jun 26 05:31:20 PM PDT 24 Jun 26 05:31:29 PM PDT 24 552129263 ps
T721 /workspace/coverage/default/43.sram_ctrl_partial_access.2663514164 Jun 26 05:33:53 PM PDT 24 Jun 26 05:34:18 PM PDT 24 1115990716 ps
T722 /workspace/coverage/default/3.sram_ctrl_throughput_w_partial_write.3074942898 Jun 26 05:28:05 PM PDT 24 Jun 26 05:28:36 PM PDT 24 448530307 ps
T723 /workspace/coverage/default/8.sram_ctrl_smoke.9216031 Jun 26 05:28:33 PM PDT 24 Jun 26 05:28:54 PM PDT 24 66424054 ps
T724 /workspace/coverage/default/33.sram_ctrl_regwen.1058335235 Jun 26 05:32:16 PM PDT 24 Jun 26 05:43:52 PM PDT 24 28272227421 ps
T725 /workspace/coverage/default/15.sram_ctrl_access_during_key_req.2019601892 Jun 26 05:29:55 PM PDT 24 Jun 26 05:44:12 PM PDT 24 8757020816 ps
T726 /workspace/coverage/default/3.sram_ctrl_mem_partial_access.2355219853 Jun 26 05:28:09 PM PDT 24 Jun 26 05:28:16 PM PDT 24 98658675 ps
T727 /workspace/coverage/default/5.sram_ctrl_stress_pipeline.2581530342 Jun 26 05:28:20 PM PDT 24 Jun 26 05:32:22 PM PDT 24 10887412131 ps
T121 /workspace/coverage/default/43.sram_ctrl_stress_all_with_rand_reset.2792568159 Jun 26 05:34:00 PM PDT 24 Jun 26 05:36:29 PM PDT 24 6429107900 ps
T728 /workspace/coverage/default/22.sram_ctrl_smoke.3379579942 Jun 26 05:30:55 PM PDT 24 Jun 26 05:30:59 PM PDT 24 437420274 ps
T729 /workspace/coverage/default/10.sram_ctrl_executable.773400736 Jun 26 05:28:59 PM PDT 24 Jun 26 05:38:13 PM PDT 24 28984593316 ps
T730 /workspace/coverage/default/18.sram_ctrl_stress_pipeline.3813984187 Jun 26 05:30:24 PM PDT 24 Jun 26 05:36:15 PM PDT 24 3851908878 ps
T731 /workspace/coverage/default/35.sram_ctrl_partial_access_b2b.4143673243 Jun 26 05:32:35 PM PDT 24 Jun 26 05:38:19 PM PDT 24 4978239696 ps
T732 /workspace/coverage/default/28.sram_ctrl_lc_escalation.86912341 Jun 26 05:31:24 PM PDT 24 Jun 26 05:31:30 PM PDT 24 355677151 ps
T733 /workspace/coverage/default/24.sram_ctrl_partial_access_b2b.4274272930 Jun 26 05:31:03 PM PDT 24 Jun 26 05:37:58 PM PDT 24 5561268928 ps
T734 /workspace/coverage/default/46.sram_ctrl_lc_escalation.3943129222 Jun 26 05:34:37 PM PDT 24 Jun 26 05:34:46 PM PDT 24 859213626 ps
T735 /workspace/coverage/default/40.sram_ctrl_smoke.1716765179 Jun 26 05:33:21 PM PDT 24 Jun 26 05:33:23 PM PDT 24 81820013 ps
T736 /workspace/coverage/default/23.sram_ctrl_bijection.1733072923 Jun 26 05:31:05 PM PDT 24 Jun 26 05:32:14 PM PDT 24 3772390298 ps
T737 /workspace/coverage/default/6.sram_ctrl_stress_pipeline.3479191234 Jun 26 05:28:24 PM PDT 24 Jun 26 05:33:30 PM PDT 24 16324825393 ps
T738 /workspace/coverage/default/30.sram_ctrl_partial_access.814963880 Jun 26 05:31:41 PM PDT 24 Jun 26 05:31:59 PM PDT 24 297418226 ps
T739 /workspace/coverage/default/13.sram_ctrl_alert_test.2649143608 Jun 26 05:29:40 PM PDT 24 Jun 26 05:29:42 PM PDT 24 11122869 ps
T740 /workspace/coverage/default/36.sram_ctrl_executable.2162094255 Jun 26 05:32:40 PM PDT 24 Jun 26 05:50:38 PM PDT 24 2143113874 ps
T741 /workspace/coverage/default/23.sram_ctrl_regwen.2435503078 Jun 26 05:31:05 PM PDT 24 Jun 26 05:31:31 PM PDT 24 425177987 ps
T742 /workspace/coverage/default/37.sram_ctrl_bijection.770423067 Jun 26 05:32:46 PM PDT 24 Jun 26 05:34:18 PM PDT 24 35938001595 ps
T743 /workspace/coverage/default/24.sram_ctrl_mem_partial_access.772898271 Jun 26 05:31:09 PM PDT 24 Jun 26 05:31:14 PM PDT 24 109074489 ps
T744 /workspace/coverage/default/36.sram_ctrl_mem_walk.3132956228 Jun 26 05:32:40 PM PDT 24 Jun 26 05:32:49 PM PDT 24 540848756 ps
T745 /workspace/coverage/default/9.sram_ctrl_bijection.2070338111 Jun 26 05:28:51 PM PDT 24 Jun 26 05:29:52 PM PDT 24 13852658292 ps
T746 /workspace/coverage/default/26.sram_ctrl_partial_access.205906122 Jun 26 05:31:17 PM PDT 24 Jun 26 05:33:30 PM PDT 24 655429159 ps
T747 /workspace/coverage/default/10.sram_ctrl_lc_escalation.1697398020 Jun 26 05:28:59 PM PDT 24 Jun 26 05:29:09 PM PDT 24 973424337 ps
T122 /workspace/coverage/default/35.sram_ctrl_stress_all_with_rand_reset.1095895678 Jun 26 05:32:32 PM PDT 24 Jun 26 05:33:27 PM PDT 24 1098991936 ps
T748 /workspace/coverage/default/12.sram_ctrl_alert_test.3893730887 Jun 26 05:29:28 PM PDT 24 Jun 26 05:29:31 PM PDT 24 23589585 ps
T749 /workspace/coverage/default/0.sram_ctrl_stress_pipeline.2980753740 Jun 26 05:27:47 PM PDT 24 Jun 26 05:32:39 PM PDT 24 12081425771 ps
T750 /workspace/coverage/default/6.sram_ctrl_lc_escalation.3755957828 Jun 26 05:28:22 PM PDT 24 Jun 26 05:28:27 PM PDT 24 1222004029 ps
T751 /workspace/coverage/default/20.sram_ctrl_access_during_key_req.3579542031 Jun 26 05:30:46 PM PDT 24 Jun 26 05:46:36 PM PDT 24 13933248195 ps
T752 /workspace/coverage/default/47.sram_ctrl_multiple_keys.1209808476 Jun 26 05:34:41 PM PDT 24 Jun 26 05:57:54 PM PDT 24 13768120149 ps
T753 /workspace/coverage/default/30.sram_ctrl_ram_cfg.230486558 Jun 26 05:31:48 PM PDT 24 Jun 26 05:31:49 PM PDT 24 38741911 ps
T754 /workspace/coverage/default/32.sram_ctrl_stress_all_with_rand_reset.3127971829 Jun 26 05:32:07 PM PDT 24 Jun 26 05:35:50 PM PDT 24 17157365911 ps
T755 /workspace/coverage/default/30.sram_ctrl_multiple_keys.1688295112 Jun 26 05:31:40 PM PDT 24 Jun 26 05:53:01 PM PDT 24 14183941462 ps
T756 /workspace/coverage/default/13.sram_ctrl_throughput_w_partial_write.1878775630 Jun 26 05:29:32 PM PDT 24 Jun 26 05:31:29 PM PDT 24 151265479 ps
T757 /workspace/coverage/default/18.sram_ctrl_bijection.3551058079 Jun 26 05:30:24 PM PDT 24 Jun 26 05:31:19 PM PDT 24 3128590183 ps
T758 /workspace/coverage/default/38.sram_ctrl_access_during_key_req.1928244303 Jun 26 05:33:05 PM PDT 24 Jun 26 05:34:57 PM PDT 24 1113347720 ps
T759 /workspace/coverage/default/7.sram_ctrl_mem_partial_access.834189546 Jun 26 05:28:34 PM PDT 24 Jun 26 05:28:38 PM PDT 24 69524498 ps
T760 /workspace/coverage/default/44.sram_ctrl_mem_walk.3925848120 Jun 26 05:34:08 PM PDT 24 Jun 26 05:34:20 PM PDT 24 1756586468 ps
T761 /workspace/coverage/default/12.sram_ctrl_partial_access.3092918638 Jun 26 05:29:24 PM PDT 24 Jun 26 05:31:33 PM PDT 24 1485963479 ps
T762 /workspace/coverage/default/17.sram_ctrl_stress_pipeline.1857042037 Jun 26 05:30:18 PM PDT 24 Jun 26 05:31:58 PM PDT 24 2145389212 ps
T763 /workspace/coverage/default/2.sram_ctrl_smoke.4120349887 Jun 26 05:27:56 PM PDT 24 Jun 26 05:28:17 PM PDT 24 2007549867 ps
T764 /workspace/coverage/default/27.sram_ctrl_lc_escalation.1472668141 Jun 26 05:31:17 PM PDT 24 Jun 26 05:31:22 PM PDT 24 266847511 ps
T765 /workspace/coverage/default/10.sram_ctrl_alert_test.535039490 Jun 26 05:29:07 PM PDT 24 Jun 26 05:29:09 PM PDT 24 99646237 ps
T766 /workspace/coverage/default/8.sram_ctrl_alert_test.3981292689 Jun 26 05:28:51 PM PDT 24 Jun 26 05:28:54 PM PDT 24 44497136 ps
T767 /workspace/coverage/default/39.sram_ctrl_access_during_key_req.1700085685 Jun 26 05:33:12 PM PDT 24 Jun 26 06:00:04 PM PDT 24 83250100020 ps
T768 /workspace/coverage/default/39.sram_ctrl_mem_walk.924909077 Jun 26 05:33:21 PM PDT 24 Jun 26 05:33:32 PM PDT 24 1702249325 ps
T769 /workspace/coverage/default/1.sram_ctrl_partial_access_b2b.3438544785 Jun 26 05:27:55 PM PDT 24 Jun 26 05:32:29 PM PDT 24 3645316242 ps
T770 /workspace/coverage/default/9.sram_ctrl_ram_cfg.22182999 Jun 26 05:28:51 PM PDT 24 Jun 26 05:28:53 PM PDT 24 27541028 ps
T771 /workspace/coverage/default/31.sram_ctrl_executable.1084273292 Jun 26 05:31:57 PM PDT 24 Jun 26 05:49:08 PM PDT 24 10793918445 ps
T772 /workspace/coverage/default/14.sram_ctrl_stress_all_with_rand_reset.784842475 Jun 26 05:29:48 PM PDT 24 Jun 26 05:30:05 PM PDT 24 1975805478 ps
T773 /workspace/coverage/default/31.sram_ctrl_mem_partial_access.2354843096 Jun 26 05:32:00 PM PDT 24 Jun 26 05:32:06 PM PDT 24 382497503 ps
T774 /workspace/coverage/default/40.sram_ctrl_regwen.4202863926 Jun 26 05:33:28 PM PDT 24 Jun 26 06:01:05 PM PDT 24 35530241872 ps
T775 /workspace/coverage/default/19.sram_ctrl_throughput_w_partial_write.3593746940 Jun 26 05:30:40 PM PDT 24 Jun 26 05:31:48 PM PDT 24 136954854 ps
T776 /workspace/coverage/default/29.sram_ctrl_bijection.4117310332 Jun 26 05:31:36 PM PDT 24 Jun 26 05:32:36 PM PDT 24 15370470661 ps
T777 /workspace/coverage/default/9.sram_ctrl_mem_walk.4022239682 Jun 26 05:29:00 PM PDT 24 Jun 26 05:29:08 PM PDT 24 228633445 ps
T778 /workspace/coverage/default/30.sram_ctrl_max_throughput.1633007896 Jun 26 05:31:50 PM PDT 24 Jun 26 05:33:43 PM PDT 24 485187078 ps
T779 /workspace/coverage/default/40.sram_ctrl_lc_escalation.3013647024 Jun 26 05:33:21 PM PDT 24 Jun 26 05:33:29 PM PDT 24 1042466606 ps
T780 /workspace/coverage/default/40.sram_ctrl_mem_partial_access.1883828048 Jun 26 05:33:28 PM PDT 24 Jun 26 05:33:33 PM PDT 24 85953286 ps
T781 /workspace/coverage/default/44.sram_ctrl_alert_test.2975582813 Jun 26 05:34:21 PM PDT 24 Jun 26 05:34:23 PM PDT 24 39899513 ps
T782 /workspace/coverage/default/22.sram_ctrl_multiple_keys.3094944267 Jun 26 05:30:53 PM PDT 24 Jun 26 05:38:17 PM PDT 24 9503345261 ps
T783 /workspace/coverage/default/15.sram_ctrl_throughput_w_partial_write.4193160629 Jun 26 05:29:56 PM PDT 24 Jun 26 05:30:01 PM PDT 24 200129642 ps
T784 /workspace/coverage/default/27.sram_ctrl_mem_partial_access.186105105 Jun 26 05:31:26 PM PDT 24 Jun 26 05:31:31 PM PDT 24 335007677 ps
T785 /workspace/coverage/default/33.sram_ctrl_max_throughput.507397992 Jun 26 05:32:15 PM PDT 24 Jun 26 05:32:18 PM PDT 24 41846473 ps
T786 /workspace/coverage/default/17.sram_ctrl_smoke.973415848 Jun 26 05:30:17 PM PDT 24 Jun 26 05:30:26 PM PDT 24 273795318 ps
T787 /workspace/coverage/default/0.sram_ctrl_mem_partial_access.32912069 Jun 26 05:27:54 PM PDT 24 Jun 26 05:28:01 PM PDT 24 97528987 ps
T788 /workspace/coverage/default/13.sram_ctrl_access_during_key_req.320707259 Jun 26 05:29:36 PM PDT 24 Jun 26 05:33:26 PM PDT 24 12326597910 ps
T789 /workspace/coverage/default/0.sram_ctrl_stress_all_with_rand_reset.934027247 Jun 26 05:28:00 PM PDT 24 Jun 26 05:37:23 PM PDT 24 8319045898 ps
T790 /workspace/coverage/default/45.sram_ctrl_partial_access.3169458712 Jun 26 05:34:21 PM PDT 24 Jun 26 05:35:08 PM PDT 24 1685858300 ps
T791 /workspace/coverage/default/5.sram_ctrl_multiple_keys.4249246748 Jun 26 05:28:12 PM PDT 24 Jun 26 05:42:18 PM PDT 24 80719828816 ps
T792 /workspace/coverage/default/37.sram_ctrl_partial_access.652255950 Jun 26 05:32:46 PM PDT 24 Jun 26 05:33:07 PM PDT 24 2054045185 ps
T793 /workspace/coverage/default/25.sram_ctrl_multiple_keys.1971628412 Jun 26 05:31:10 PM PDT 24 Jun 26 05:47:18 PM PDT 24 38893668692 ps
T794 /workspace/coverage/default/1.sram_ctrl_partial_access.3252475131 Jun 26 05:27:54 PM PDT 24 Jun 26 05:28:17 PM PDT 24 189224525 ps
T795 /workspace/coverage/default/30.sram_ctrl_regwen.1564313265 Jun 26 05:31:49 PM PDT 24 Jun 26 05:32:36 PM PDT 24 915713993 ps
0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%