Tests
dashboard | hierarchy | modlist | groups | tests | asserts
Total Coverage Summary 
SCORELINECONDTOGGLEFSMBRANCHASSERTGROUP
97.95 99.16 94.27 99.72 100.00 95.95 99.12 97.44


Total test records in report: 1031
tests.html | tests1.html | tests2.html | tests3.html | tests4.html | tests5.html | tests6.html | tests7.html | tests8.html | tests9.html | tests10.html | tests11.html | tests12.html | tests13.html | tests14.html | tests15.html | tests16.html | tests17.html | tests18.html | tests19.html | tests20.html | tests21.html

T305 /workspace/coverage/default/12.sram_ctrl_mem_partial_access.1492693220 Jul 05 05:17:38 PM PDT 24 Jul 05 05:17:42 PM PDT 24 386204625 ps
T306 /workspace/coverage/default/37.sram_ctrl_stress_all_with_rand_reset.3734457757 Jul 05 05:19:53 PM PDT 24 Jul 05 05:24:47 PM PDT 24 549268753 ps
T307 /workspace/coverage/default/10.sram_ctrl_smoke.427974925 Jul 05 05:17:32 PM PDT 24 Jul 05 05:19:04 PM PDT 24 495185991 ps
T308 /workspace/coverage/default/33.sram_ctrl_max_throughput.3640315579 Jul 05 05:19:23 PM PDT 24 Jul 05 05:21:13 PM PDT 24 123597293 ps
T309 /workspace/coverage/default/44.sram_ctrl_partial_access_b2b.1679495121 Jul 05 05:20:52 PM PDT 24 Jul 05 05:26:08 PM PDT 24 12139552508 ps
T310 /workspace/coverage/default/34.sram_ctrl_partial_access.335893041 Jul 05 05:19:25 PM PDT 24 Jul 05 05:19:39 PM PDT 24 2628321898 ps
T311 /workspace/coverage/default/39.sram_ctrl_lc_escalation.292951038 Jul 05 05:20:13 PM PDT 24 Jul 05 05:20:26 PM PDT 24 1004769807 ps
T312 /workspace/coverage/default/15.sram_ctrl_lc_escalation.1584915689 Jul 05 05:17:44 PM PDT 24 Jul 05 05:17:54 PM PDT 24 1632707562 ps
T313 /workspace/coverage/default/44.sram_ctrl_mem_walk.4250509551 Jul 05 05:20:59 PM PDT 24 Jul 05 05:21:05 PM PDT 24 83921527 ps
T314 /workspace/coverage/default/13.sram_ctrl_alert_test.324198819 Jul 05 05:17:46 PM PDT 24 Jul 05 05:17:48 PM PDT 24 30513773 ps
T315 /workspace/coverage/default/45.sram_ctrl_max_throughput.2283930304 Jul 05 05:20:58 PM PDT 24 Jul 05 05:22:02 PM PDT 24 202630747 ps
T316 /workspace/coverage/default/11.sram_ctrl_bijection.1110212530 Jul 05 05:17:30 PM PDT 24 Jul 05 05:18:20 PM PDT 24 8833615395 ps
T317 /workspace/coverage/default/49.sram_ctrl_partial_access.1008425728 Jul 05 05:21:40 PM PDT 24 Jul 05 05:23:01 PM PDT 24 187609530 ps
T318 /workspace/coverage/default/6.sram_ctrl_stress_all_with_rand_reset.474150567 Jul 05 05:17:20 PM PDT 24 Jul 05 05:26:18 PM PDT 24 4998442244 ps
T319 /workspace/coverage/default/23.sram_ctrl_multiple_keys.4012271093 Jul 05 05:18:17 PM PDT 24 Jul 05 05:40:45 PM PDT 24 112998234666 ps
T320 /workspace/coverage/default/7.sram_ctrl_partial_access.257187435 Jul 05 05:17:14 PM PDT 24 Jul 05 05:19:29 PM PDT 24 637114746 ps
T321 /workspace/coverage/default/24.sram_ctrl_executable.988011407 Jul 05 05:18:26 PM PDT 24 Jul 05 05:19:27 PM PDT 24 2526861127 ps
T322 /workspace/coverage/default/49.sram_ctrl_mem_walk.3738319011 Jul 05 05:21:44 PM PDT 24 Jul 05 05:21:57 PM PDT 24 692894827 ps
T323 /workspace/coverage/default/1.sram_ctrl_throughput_w_partial_write.3899916102 Jul 05 05:17:01 PM PDT 24 Jul 05 05:17:35 PM PDT 24 180312579 ps
T324 /workspace/coverage/default/26.sram_ctrl_bijection.3374815399 Jul 05 05:18:31 PM PDT 24 Jul 05 05:19:31 PM PDT 24 1323206854 ps
T325 /workspace/coverage/default/35.sram_ctrl_ram_cfg.2683697616 Jul 05 05:19:38 PM PDT 24 Jul 05 05:19:39 PM PDT 24 141079413 ps
T326 /workspace/coverage/default/20.sram_ctrl_bijection.2015492114 Jul 05 05:18:02 PM PDT 24 Jul 05 05:18:33 PM PDT 24 877080142 ps
T327 /workspace/coverage/default/41.sram_ctrl_stress_pipeline.155533388 Jul 05 05:20:26 PM PDT 24 Jul 05 05:24:57 PM PDT 24 2945627663 ps
T328 /workspace/coverage/default/3.sram_ctrl_throughput_w_partial_write.2203143299 Jul 05 05:17:07 PM PDT 24 Jul 05 05:17:09 PM PDT 24 56365023 ps
T329 /workspace/coverage/default/48.sram_ctrl_regwen.3420256201 Jul 05 05:21:28 PM PDT 24 Jul 05 05:29:34 PM PDT 24 14246854667 ps
T330 /workspace/coverage/default/20.sram_ctrl_partial_access_b2b.2896882615 Jul 05 05:18:05 PM PDT 24 Jul 05 05:24:59 PM PDT 24 87832320901 ps
T331 /workspace/coverage/default/34.sram_ctrl_lc_escalation.985974420 Jul 05 05:19:29 PM PDT 24 Jul 05 05:19:37 PM PDT 24 612262400 ps
T332 /workspace/coverage/default/37.sram_ctrl_ram_cfg.568400731 Jul 05 05:19:52 PM PDT 24 Jul 05 05:19:53 PM PDT 24 50339745 ps
T333 /workspace/coverage/default/18.sram_ctrl_mem_partial_access.3064844683 Jul 05 05:17:58 PM PDT 24 Jul 05 05:18:05 PM PDT 24 100414210 ps
T334 /workspace/coverage/default/21.sram_ctrl_throughput_w_partial_write.2052089111 Jul 05 05:18:11 PM PDT 24 Jul 05 05:20:50 PM PDT 24 158110975 ps
T335 /workspace/coverage/default/39.sram_ctrl_stress_all.3257315007 Jul 05 05:20:13 PM PDT 24 Jul 05 06:04:55 PM PDT 24 127677988070 ps
T336 /workspace/coverage/default/3.sram_ctrl_bijection.2788252153 Jul 05 05:17:08 PM PDT 24 Jul 05 05:18:22 PM PDT 24 18181399176 ps
T337 /workspace/coverage/default/22.sram_ctrl_multiple_keys.719914294 Jul 05 05:18:20 PM PDT 24 Jul 05 05:19:01 PM PDT 24 289051686 ps
T338 /workspace/coverage/default/47.sram_ctrl_stress_pipeline.246208042 Jul 05 05:21:21 PM PDT 24 Jul 05 05:23:55 PM PDT 24 6129960682 ps
T339 /workspace/coverage/default/46.sram_ctrl_access_during_key_req.1389601088 Jul 05 05:21:13 PM PDT 24 Jul 05 05:29:13 PM PDT 24 2062363863 ps
T340 /workspace/coverage/default/1.sram_ctrl_mem_walk.2702858907 Jul 05 05:17:02 PM PDT 24 Jul 05 05:17:16 PM PDT 24 4380708057 ps
T341 /workspace/coverage/default/4.sram_ctrl_stress_all.3578091393 Jul 05 05:17:12 PM PDT 24 Jul 05 06:05:17 PM PDT 24 33818884419 ps
T342 /workspace/coverage/default/39.sram_ctrl_smoke.2141311678 Jul 05 05:20:04 PM PDT 24 Jul 05 05:20:19 PM PDT 24 2480149598 ps
T343 /workspace/coverage/default/45.sram_ctrl_multiple_keys.3357954171 Jul 05 05:21:07 PM PDT 24 Jul 05 05:41:15 PM PDT 24 2736872226 ps
T344 /workspace/coverage/default/3.sram_ctrl_lc_escalation.1706339569 Jul 05 05:17:28 PM PDT 24 Jul 05 05:17:35 PM PDT 24 529389216 ps
T345 /workspace/coverage/default/48.sram_ctrl_smoke.2628559257 Jul 05 05:21:28 PM PDT 24 Jul 05 05:21:48 PM PDT 24 964723183 ps
T346 /workspace/coverage/default/25.sram_ctrl_lc_escalation.428938214 Jul 05 05:18:32 PM PDT 24 Jul 05 05:18:38 PM PDT 24 1711682621 ps
T347 /workspace/coverage/default/40.sram_ctrl_ram_cfg.1064764479 Jul 05 05:20:17 PM PDT 24 Jul 05 05:20:19 PM PDT 24 52992412 ps
T348 /workspace/coverage/default/21.sram_ctrl_ram_cfg.2238700673 Jul 05 05:18:12 PM PDT 24 Jul 05 05:18:14 PM PDT 24 45259251 ps
T349 /workspace/coverage/default/16.sram_ctrl_regwen.1763245824 Jul 05 05:17:57 PM PDT 24 Jul 05 05:25:28 PM PDT 24 1908389408 ps
T350 /workspace/coverage/default/31.sram_ctrl_stress_all_with_rand_reset.2683696901 Jul 05 05:19:08 PM PDT 24 Jul 05 05:19:20 PM PDT 24 1075763405 ps
T351 /workspace/coverage/default/30.sram_ctrl_mem_partial_access.435351509 Jul 05 05:18:58 PM PDT 24 Jul 05 05:19:04 PM PDT 24 187983907 ps
T352 /workspace/coverage/default/48.sram_ctrl_ram_cfg.3761707064 Jul 05 05:21:28 PM PDT 24 Jul 05 05:21:30 PM PDT 24 184862453 ps
T353 /workspace/coverage/default/20.sram_ctrl_stress_pipeline.3674084078 Jul 05 05:18:01 PM PDT 24 Jul 05 05:20:59 PM PDT 24 1783680751 ps
T354 /workspace/coverage/default/24.sram_ctrl_ram_cfg.1590920322 Jul 05 05:18:24 PM PDT 24 Jul 05 05:18:25 PM PDT 24 32206742 ps
T355 /workspace/coverage/default/1.sram_ctrl_lc_escalation.3930825092 Jul 05 05:17:07 PM PDT 24 Jul 05 05:17:16 PM PDT 24 2186819340 ps
T356 /workspace/coverage/default/9.sram_ctrl_mem_walk.2293398446 Jul 05 05:17:37 PM PDT 24 Jul 05 05:17:50 PM PDT 24 2838608658 ps
T357 /workspace/coverage/default/12.sram_ctrl_smoke.2506119451 Jul 05 05:17:33 PM PDT 24 Jul 05 05:18:08 PM PDT 24 121797111 ps
T358 /workspace/coverage/default/15.sram_ctrl_alert_test.1750753483 Jul 05 05:17:49 PM PDT 24 Jul 05 05:17:52 PM PDT 24 12221209 ps
T359 /workspace/coverage/default/8.sram_ctrl_multiple_keys.3180464176 Jul 05 05:17:30 PM PDT 24 Jul 05 05:50:18 PM PDT 24 271149197821 ps
T360 /workspace/coverage/default/6.sram_ctrl_bijection.1101675624 Jul 05 05:17:19 PM PDT 24 Jul 05 05:17:59 PM PDT 24 1754852103 ps
T361 /workspace/coverage/default/20.sram_ctrl_lc_escalation.2774279928 Jul 05 05:18:01 PM PDT 24 Jul 05 05:18:07 PM PDT 24 935893857 ps
T362 /workspace/coverage/default/36.sram_ctrl_regwen.3600137930 Jul 05 05:19:45 PM PDT 24 Jul 05 05:28:08 PM PDT 24 6491139651 ps
T99 /workspace/coverage/default/36.sram_ctrl_stress_all_with_rand_reset.2712077043 Jul 05 05:19:48 PM PDT 24 Jul 05 05:20:00 PM PDT 24 2312591938 ps
T363 /workspace/coverage/default/29.sram_ctrl_access_during_key_req.1410997073 Jul 05 05:18:54 PM PDT 24 Jul 05 05:32:40 PM PDT 24 6090411596 ps
T364 /workspace/coverage/default/2.sram_ctrl_ram_cfg.2398247778 Jul 05 05:17:09 PM PDT 24 Jul 05 05:17:11 PM PDT 24 70925278 ps
T365 /workspace/coverage/default/30.sram_ctrl_executable.3489383824 Jul 05 05:18:59 PM PDT 24 Jul 05 05:38:28 PM PDT 24 13160234627 ps
T366 /workspace/coverage/default/35.sram_ctrl_mem_walk.2715193253 Jul 05 05:19:40 PM PDT 24 Jul 05 05:19:49 PM PDT 24 144044421 ps
T367 /workspace/coverage/default/36.sram_ctrl_max_throughput.3698815638 Jul 05 05:19:46 PM PDT 24 Jul 05 05:19:57 PM PDT 24 233785592 ps
T368 /workspace/coverage/default/26.sram_ctrl_mem_walk.301144406 Jul 05 05:18:43 PM PDT 24 Jul 05 05:18:48 PM PDT 24 283210400 ps
T369 /workspace/coverage/default/42.sram_ctrl_executable.2513821466 Jul 05 05:20:29 PM PDT 24 Jul 05 05:34:29 PM PDT 24 1643118585 ps
T370 /workspace/coverage/default/46.sram_ctrl_mem_walk.1131155937 Jul 05 05:21:13 PM PDT 24 Jul 05 05:21:24 PM PDT 24 181501501 ps
T16 /workspace/coverage/default/0.sram_ctrl_sec_cm.364628978 Jul 05 05:17:03 PM PDT 24 Jul 05 05:17:10 PM PDT 24 426088551 ps
T371 /workspace/coverage/default/34.sram_ctrl_bijection.2352344445 Jul 05 05:19:24 PM PDT 24 Jul 05 05:20:02 PM PDT 24 670337143 ps
T372 /workspace/coverage/default/32.sram_ctrl_stress_all_with_rand_reset.1069424493 Jul 05 05:19:17 PM PDT 24 Jul 05 05:19:38 PM PDT 24 539220780 ps
T373 /workspace/coverage/default/15.sram_ctrl_partial_access.417838019 Jul 05 05:17:44 PM PDT 24 Jul 05 05:18:03 PM PDT 24 810330761 ps
T374 /workspace/coverage/default/21.sram_ctrl_smoke.1436966440 Jul 05 05:18:10 PM PDT 24 Jul 05 05:20:15 PM PDT 24 8373300984 ps
T375 /workspace/coverage/default/14.sram_ctrl_stress_all.980632701 Jul 05 05:17:44 PM PDT 24 Jul 05 06:11:55 PM PDT 24 27355881476 ps
T376 /workspace/coverage/default/38.sram_ctrl_mem_walk.2690623781 Jul 05 05:20:05 PM PDT 24 Jul 05 05:20:14 PM PDT 24 144930474 ps
T377 /workspace/coverage/default/6.sram_ctrl_stress_pipeline.3962853061 Jul 05 05:17:15 PM PDT 24 Jul 05 05:22:01 PM PDT 24 2949330184 ps
T378 /workspace/coverage/default/21.sram_ctrl_max_throughput.2216735608 Jul 05 05:18:10 PM PDT 24 Jul 05 05:19:42 PM PDT 24 449604368 ps
T379 /workspace/coverage/default/34.sram_ctrl_max_throughput.1481751613 Jul 05 05:19:26 PM PDT 24 Jul 05 05:19:34 PM PDT 24 112204134 ps
T380 /workspace/coverage/default/43.sram_ctrl_stress_pipeline.207723175 Jul 05 05:20:37 PM PDT 24 Jul 05 05:24:11 PM PDT 24 2324670580 ps
T381 /workspace/coverage/default/15.sram_ctrl_max_throughput.15697604 Jul 05 05:17:44 PM PDT 24 Jul 05 05:19:04 PM PDT 24 194462088 ps
T382 /workspace/coverage/default/6.sram_ctrl_alert_test.577733630 Jul 05 05:17:13 PM PDT 24 Jul 05 05:17:16 PM PDT 24 21482138 ps
T383 /workspace/coverage/default/28.sram_ctrl_mem_partial_access.1617963646 Jul 05 05:18:50 PM PDT 24 Jul 05 05:18:53 PM PDT 24 98955846 ps
T384 /workspace/coverage/default/35.sram_ctrl_bijection.2234686904 Jul 05 05:19:31 PM PDT 24 Jul 05 05:19:55 PM PDT 24 1402567174 ps
T385 /workspace/coverage/default/45.sram_ctrl_throughput_w_partial_write.3649644129 Jul 05 05:20:58 PM PDT 24 Jul 05 05:21:00 PM PDT 24 133551808 ps
T386 /workspace/coverage/default/8.sram_ctrl_mem_partial_access.4080686657 Jul 05 05:17:22 PM PDT 24 Jul 05 05:17:27 PM PDT 24 105044799 ps
T387 /workspace/coverage/default/18.sram_ctrl_throughput_w_partial_write.2484089430 Jul 05 05:17:48 PM PDT 24 Jul 05 05:17:53 PM PDT 24 258399246 ps
T388 /workspace/coverage/default/10.sram_ctrl_executable.3935110646 Jul 05 05:17:27 PM PDT 24 Jul 05 05:30:51 PM PDT 24 1665632137 ps
T389 /workspace/coverage/default/13.sram_ctrl_max_throughput.1205749966 Jul 05 05:17:40 PM PDT 24 Jul 05 05:18:26 PM PDT 24 93441597 ps
T44 /workspace/coverage/default/23.sram_ctrl_stress_all_with_rand_reset.1989746781 Jul 05 05:18:18 PM PDT 24 Jul 05 05:18:53 PM PDT 24 516167149 ps
T390 /workspace/coverage/default/26.sram_ctrl_stress_pipeline.3459878795 Jul 05 05:18:30 PM PDT 24 Jul 05 05:23:17 PM PDT 24 3110298764 ps
T391 /workspace/coverage/default/16.sram_ctrl_throughput_w_partial_write.3519330005 Jul 05 05:17:51 PM PDT 24 Jul 05 05:18:21 PM PDT 24 108880518 ps
T392 /workspace/coverage/default/27.sram_ctrl_executable.426294846 Jul 05 05:18:41 PM PDT 24 Jul 05 05:28:49 PM PDT 24 40607982301 ps
T393 /workspace/coverage/default/10.sram_ctrl_regwen.663738201 Jul 05 05:17:30 PM PDT 24 Jul 05 05:31:09 PM PDT 24 37230074180 ps
T394 /workspace/coverage/default/19.sram_ctrl_ram_cfg.1265139443 Jul 05 05:17:56 PM PDT 24 Jul 05 05:17:57 PM PDT 24 26193272 ps
T395 /workspace/coverage/default/6.sram_ctrl_smoke.1167678991 Jul 05 05:17:20 PM PDT 24 Jul 05 05:17:24 PM PDT 24 1079243159 ps
T396 /workspace/coverage/default/18.sram_ctrl_mem_walk.481265972 Jul 05 05:18:00 PM PDT 24 Jul 05 05:18:08 PM PDT 24 615283988 ps
T397 /workspace/coverage/default/19.sram_ctrl_bijection.3526315038 Jul 05 05:17:59 PM PDT 24 Jul 05 05:18:32 PM PDT 24 1034658029 ps
T398 /workspace/coverage/default/20.sram_ctrl_smoke.1231852374 Jul 05 05:18:02 PM PDT 24 Jul 05 05:18:08 PM PDT 24 316787441 ps
T17 /workspace/coverage/default/3.sram_ctrl_sec_cm.3927624665 Jul 05 05:17:10 PM PDT 24 Jul 05 05:17:12 PM PDT 24 420733792 ps
T399 /workspace/coverage/default/32.sram_ctrl_multiple_keys.768320718 Jul 05 05:19:11 PM PDT 24 Jul 05 05:20:21 PM PDT 24 2017823250 ps
T400 /workspace/coverage/default/27.sram_ctrl_multiple_keys.1948727693 Jul 05 05:18:39 PM PDT 24 Jul 05 05:30:12 PM PDT 24 3879249681 ps
T401 /workspace/coverage/default/12.sram_ctrl_stress_all.1210867057 Jul 05 05:17:34 PM PDT 24 Jul 05 05:37:14 PM PDT 24 128450826660 ps
T402 /workspace/coverage/default/45.sram_ctrl_stress_all_with_rand_reset.153095766 Jul 05 05:21:04 PM PDT 24 Jul 05 05:23:38 PM PDT 24 1464028806 ps
T403 /workspace/coverage/default/22.sram_ctrl_ram_cfg.3949246666 Jul 05 05:18:16 PM PDT 24 Jul 05 05:18:17 PM PDT 24 26412395 ps
T404 /workspace/coverage/default/32.sram_ctrl_mem_partial_access.3198876529 Jul 05 05:19:21 PM PDT 24 Jul 05 05:19:24 PM PDT 24 63035050 ps
T405 /workspace/coverage/default/32.sram_ctrl_regwen.1571270358 Jul 05 05:19:11 PM PDT 24 Jul 05 05:19:39 PM PDT 24 6093540945 ps
T406 /workspace/coverage/default/37.sram_ctrl_mem_walk.416362922 Jul 05 05:19:54 PM PDT 24 Jul 05 05:19:59 PM PDT 24 194065033 ps
T407 /workspace/coverage/default/6.sram_ctrl_access_during_key_req.803207280 Jul 05 05:17:28 PM PDT 24 Jul 05 05:33:08 PM PDT 24 9924034907 ps
T408 /workspace/coverage/default/12.sram_ctrl_mem_walk.368881845 Jul 05 05:17:38 PM PDT 24 Jul 05 05:17:49 PM PDT 24 346004455 ps
T409 /workspace/coverage/default/18.sram_ctrl_partial_access_b2b.1896143262 Jul 05 05:17:48 PM PDT 24 Jul 05 05:24:21 PM PDT 24 50230637840 ps
T410 /workspace/coverage/default/21.sram_ctrl_stress_pipeline.2247037278 Jul 05 05:18:10 PM PDT 24 Jul 05 05:23:17 PM PDT 24 3192704826 ps
T411 /workspace/coverage/default/40.sram_ctrl_mem_partial_access.122555424 Jul 05 05:20:20 PM PDT 24 Jul 05 05:20:26 PM PDT 24 94064778 ps
T412 /workspace/coverage/default/42.sram_ctrl_regwen.1975850552 Jul 05 05:20:38 PM PDT 24 Jul 05 05:27:18 PM PDT 24 53385917600 ps
T413 /workspace/coverage/default/39.sram_ctrl_stress_pipeline.1250550145 Jul 05 05:20:04 PM PDT 24 Jul 05 05:24:05 PM PDT 24 31228903692 ps
T100 /workspace/coverage/default/1.sram_ctrl_stress_all_with_rand_reset.2969569228 Jul 05 05:17:12 PM PDT 24 Jul 05 05:17:36 PM PDT 24 501508779 ps
T414 /workspace/coverage/default/48.sram_ctrl_bijection.2041797219 Jul 05 05:21:28 PM PDT 24 Jul 05 05:22:26 PM PDT 24 5792460694 ps
T415 /workspace/coverage/default/40.sram_ctrl_stress_all_with_rand_reset.2321838774 Jul 05 05:20:18 PM PDT 24 Jul 05 05:21:41 PM PDT 24 7515529659 ps
T416 /workspace/coverage/default/46.sram_ctrl_stress_all_with_rand_reset.1866842839 Jul 05 05:21:13 PM PDT 24 Jul 05 05:34:27 PM PDT 24 2000022474 ps
T417 /workspace/coverage/default/3.sram_ctrl_mem_walk.3365366181 Jul 05 05:17:11 PM PDT 24 Jul 05 05:17:18 PM PDT 24 1499327214 ps
T418 /workspace/coverage/default/3.sram_ctrl_stress_all_with_rand_reset.1986556099 Jul 05 05:17:28 PM PDT 24 Jul 05 05:18:18 PM PDT 24 2829939493 ps
T419 /workspace/coverage/default/0.sram_ctrl_stress_pipeline.28890835 Jul 05 05:16:56 PM PDT 24 Jul 05 05:20:31 PM PDT 24 4813188389 ps
T420 /workspace/coverage/default/7.sram_ctrl_stress_pipeline.2346251075 Jul 05 05:17:22 PM PDT 24 Jul 05 05:23:30 PM PDT 24 7523155613 ps
T421 /workspace/coverage/default/38.sram_ctrl_executable.733627549 Jul 05 05:20:00 PM PDT 24 Jul 05 05:26:21 PM PDT 24 6422611636 ps
T422 /workspace/coverage/default/2.sram_ctrl_stress_all.3621065756 Jul 05 05:17:11 PM PDT 24 Jul 05 05:54:18 PM PDT 24 127707485085 ps
T423 /workspace/coverage/default/42.sram_ctrl_smoke.3675763785 Jul 05 05:20:34 PM PDT 24 Jul 05 05:21:31 PM PDT 24 198915250 ps
T424 /workspace/coverage/default/21.sram_ctrl_partial_access.3645081177 Jul 05 05:18:12 PM PDT 24 Jul 05 05:20:16 PM PDT 24 429689680 ps
T425 /workspace/coverage/default/9.sram_ctrl_partial_access_b2b.583601435 Jul 05 05:17:28 PM PDT 24 Jul 05 05:20:51 PM PDT 24 14887120157 ps
T426 /workspace/coverage/default/7.sram_ctrl_executable.3372723272 Jul 05 05:17:33 PM PDT 24 Jul 05 05:23:35 PM PDT 24 32616108090 ps
T427 /workspace/coverage/default/38.sram_ctrl_multiple_keys.2277462790 Jul 05 05:19:59 PM PDT 24 Jul 05 05:20:03 PM PDT 24 95072273 ps
T428 /workspace/coverage/default/14.sram_ctrl_bijection.1873926358 Jul 05 05:17:45 PM PDT 24 Jul 05 05:19:08 PM PDT 24 7351438857 ps
T429 /workspace/coverage/default/23.sram_ctrl_bijection.1093779833 Jul 05 05:18:16 PM PDT 24 Jul 05 05:19:16 PM PDT 24 877594552 ps
T430 /workspace/coverage/default/27.sram_ctrl_access_during_key_req.3859113352 Jul 05 05:18:39 PM PDT 24 Jul 05 05:45:39 PM PDT 24 7277531802 ps
T431 /workspace/coverage/default/30.sram_ctrl_multiple_keys.1258792827 Jul 05 05:19:00 PM PDT 24 Jul 05 05:39:24 PM PDT 24 51854753995 ps
T432 /workspace/coverage/default/46.sram_ctrl_regwen.1606822486 Jul 05 05:21:16 PM PDT 24 Jul 05 05:33:39 PM PDT 24 5653440649 ps
T433 /workspace/coverage/default/17.sram_ctrl_mem_partial_access.2871795100 Jul 05 05:17:49 PM PDT 24 Jul 05 05:17:57 PM PDT 24 169509468 ps
T434 /workspace/coverage/default/18.sram_ctrl_executable.3904458413 Jul 05 05:17:51 PM PDT 24 Jul 05 05:24:42 PM PDT 24 6668627760 ps
T435 /workspace/coverage/default/45.sram_ctrl_alert_test.4221499992 Jul 05 05:21:06 PM PDT 24 Jul 05 05:21:07 PM PDT 24 42848513 ps
T436 /workspace/coverage/default/6.sram_ctrl_partial_access.3305403531 Jul 05 05:17:21 PM PDT 24 Jul 05 05:17:24 PM PDT 24 106532023 ps
T437 /workspace/coverage/default/36.sram_ctrl_stress_pipeline.4276827029 Jul 05 05:19:39 PM PDT 24 Jul 05 05:23:33 PM PDT 24 2339297622 ps
T438 /workspace/coverage/default/3.sram_ctrl_stress_pipeline.275738306 Jul 05 05:17:09 PM PDT 24 Jul 05 05:20:51 PM PDT 24 2243195880 ps
T439 /workspace/coverage/default/43.sram_ctrl_stress_all.2449845290 Jul 05 05:20:47 PM PDT 24 Jul 05 06:11:50 PM PDT 24 46784788965 ps
T440 /workspace/coverage/default/14.sram_ctrl_multiple_keys.501748860 Jul 05 05:17:46 PM PDT 24 Jul 05 05:18:56 PM PDT 24 3296107220 ps
T441 /workspace/coverage/default/35.sram_ctrl_regwen.3042623530 Jul 05 05:19:31 PM PDT 24 Jul 05 05:44:46 PM PDT 24 83069416802 ps
T442 /workspace/coverage/default/20.sram_ctrl_throughput_w_partial_write.605018448 Jul 05 05:18:03 PM PDT 24 Jul 05 05:18:13 PM PDT 24 64562798 ps
T443 /workspace/coverage/default/30.sram_ctrl_ram_cfg.2758769071 Jul 05 05:19:02 PM PDT 24 Jul 05 05:19:03 PM PDT 24 94111411 ps
T444 /workspace/coverage/default/40.sram_ctrl_executable.614763448 Jul 05 05:20:17 PM PDT 24 Jul 05 05:38:32 PM PDT 24 9886102719 ps
T445 /workspace/coverage/default/11.sram_ctrl_multiple_keys.2461729478 Jul 05 05:17:34 PM PDT 24 Jul 05 05:20:50 PM PDT 24 8267973415 ps
T446 /workspace/coverage/default/22.sram_ctrl_smoke.646909894 Jul 05 05:18:20 PM PDT 24 Jul 05 05:18:27 PM PDT 24 149418671 ps
T447 /workspace/coverage/default/11.sram_ctrl_partial_access_b2b.1076934831 Jul 05 05:17:33 PM PDT 24 Jul 05 05:20:35 PM PDT 24 4843938739 ps
T448 /workspace/coverage/default/9.sram_ctrl_smoke.401797834 Jul 05 05:17:34 PM PDT 24 Jul 05 05:17:38 PM PDT 24 107748992 ps
T449 /workspace/coverage/default/20.sram_ctrl_stress_all.1665940199 Jul 05 05:18:05 PM PDT 24 Jul 05 05:30:43 PM PDT 24 4002729835 ps
T450 /workspace/coverage/default/10.sram_ctrl_mem_walk.4052884342 Jul 05 05:17:35 PM PDT 24 Jul 05 05:17:48 PM PDT 24 5026262665 ps
T451 /workspace/coverage/default/45.sram_ctrl_mem_partial_access.1885821704 Jul 05 05:21:06 PM PDT 24 Jul 05 05:21:10 PM PDT 24 113347005 ps
T452 /workspace/coverage/default/34.sram_ctrl_stress_all_with_rand_reset.4023939286 Jul 05 05:19:34 PM PDT 24 Jul 05 05:20:43 PM PDT 24 4599839088 ps
T453 /workspace/coverage/default/41.sram_ctrl_throughput_w_partial_write.4169333739 Jul 05 05:20:28 PM PDT 24 Jul 05 05:20:30 PM PDT 24 195056461 ps
T454 /workspace/coverage/default/45.sram_ctrl_mem_walk.1919112522 Jul 05 05:21:05 PM PDT 24 Jul 05 05:21:14 PM PDT 24 135539323 ps
T455 /workspace/coverage/default/26.sram_ctrl_stress_all.2704787775 Jul 05 05:18:42 PM PDT 24 Jul 05 06:32:33 PM PDT 24 45987802857 ps
T456 /workspace/coverage/default/27.sram_ctrl_ram_cfg.747003370 Jul 05 05:18:46 PM PDT 24 Jul 05 05:18:47 PM PDT 24 74651469 ps
T457 /workspace/coverage/default/44.sram_ctrl_smoke.729487635 Jul 05 05:20:52 PM PDT 24 Jul 05 05:21:08 PM PDT 24 3874060050 ps
T458 /workspace/coverage/default/47.sram_ctrl_throughput_w_partial_write.878354971 Jul 05 05:21:22 PM PDT 24 Jul 05 05:21:38 PM PDT 24 301039653 ps
T459 /workspace/coverage/default/18.sram_ctrl_multiple_keys.83616892 Jul 05 05:17:49 PM PDT 24 Jul 05 05:21:37 PM PDT 24 2184486735 ps
T460 /workspace/coverage/default/33.sram_ctrl_partial_access_b2b.2015188940 Jul 05 05:19:19 PM PDT 24 Jul 05 05:22:52 PM PDT 24 19107988893 ps
T461 /workspace/coverage/default/35.sram_ctrl_partial_access.2165794173 Jul 05 05:19:31 PM PDT 24 Jul 05 05:19:51 PM PDT 24 2012650764 ps
T462 /workspace/coverage/default/43.sram_ctrl_executable.2329727959 Jul 05 05:20:46 PM PDT 24 Jul 05 05:32:17 PM PDT 24 1549696085 ps
T463 /workspace/coverage/default/36.sram_ctrl_smoke.3582288130 Jul 05 05:19:42 PM PDT 24 Jul 05 05:21:09 PM PDT 24 2272137350 ps
T464 /workspace/coverage/default/31.sram_ctrl_alert_test.3132399563 Jul 05 05:19:05 PM PDT 24 Jul 05 05:19:06 PM PDT 24 14009076 ps
T465 /workspace/coverage/default/27.sram_ctrl_stress_all.3824052358 Jul 05 05:18:45 PM PDT 24 Jul 05 05:44:08 PM PDT 24 165607185679 ps
T466 /workspace/coverage/default/7.sram_ctrl_throughput_w_partial_write.165385190 Jul 05 05:17:20 PM PDT 24 Jul 05 05:19:27 PM PDT 24 173793286 ps
T467 /workspace/coverage/default/33.sram_ctrl_bijection.135356452 Jul 05 05:19:20 PM PDT 24 Jul 05 05:19:41 PM PDT 24 635395855 ps
T468 /workspace/coverage/default/22.sram_ctrl_mem_walk.3397717062 Jul 05 05:18:17 PM PDT 24 Jul 05 05:18:23 PM PDT 24 145347258 ps
T469 /workspace/coverage/default/38.sram_ctrl_bijection.2913533350 Jul 05 05:19:58 PM PDT 24 Jul 05 05:20:33 PM PDT 24 2320420332 ps
T470 /workspace/coverage/default/49.sram_ctrl_executable.1721159470 Jul 05 05:21:45 PM PDT 24 Jul 05 05:29:55 PM PDT 24 19582734911 ps
T471 /workspace/coverage/default/8.sram_ctrl_alert_test.3675842443 Jul 05 05:17:30 PM PDT 24 Jul 05 05:17:33 PM PDT 24 13127640 ps
T472 /workspace/coverage/default/4.sram_ctrl_max_throughput.34441296 Jul 05 05:17:04 PM PDT 24 Jul 05 05:19:17 PM PDT 24 513766577 ps
T473 /workspace/coverage/default/33.sram_ctrl_ram_cfg.3645824044 Jul 05 05:19:29 PM PDT 24 Jul 05 05:19:30 PM PDT 24 117577386 ps
T474 /workspace/coverage/default/5.sram_ctrl_partial_access.2571427190 Jul 05 05:17:17 PM PDT 24 Jul 05 05:17:24 PM PDT 24 313909729 ps
T475 /workspace/coverage/default/26.sram_ctrl_throughput_w_partial_write.3630713375 Jul 05 05:18:37 PM PDT 24 Jul 05 05:18:55 PM PDT 24 277988050 ps
T476 /workspace/coverage/default/25.sram_ctrl_partial_access_b2b.531239452 Jul 05 05:18:31 PM PDT 24 Jul 05 05:25:12 PM PDT 24 36519913024 ps
T477 /workspace/coverage/default/40.sram_ctrl_bijection.1377307481 Jul 05 05:20:12 PM PDT 24 Jul 05 05:21:09 PM PDT 24 11565952682 ps
T478 /workspace/coverage/default/34.sram_ctrl_alert_test.4071107074 Jul 05 05:19:31 PM PDT 24 Jul 05 05:19:32 PM PDT 24 22967843 ps
T479 /workspace/coverage/default/18.sram_ctrl_lc_escalation.3870469904 Jul 05 05:17:50 PM PDT 24 Jul 05 05:17:59 PM PDT 24 1922600940 ps
T480 /workspace/coverage/default/12.sram_ctrl_partial_access.1383545819 Jul 05 05:17:36 PM PDT 24 Jul 05 05:17:50 PM PDT 24 6297171151 ps
T481 /workspace/coverage/default/18.sram_ctrl_stress_pipeline.1480050848 Jul 05 05:17:50 PM PDT 24 Jul 05 05:20:24 PM PDT 24 11788548980 ps
T482 /workspace/coverage/default/47.sram_ctrl_access_during_key_req.2434005704 Jul 05 05:21:20 PM PDT 24 Jul 05 05:38:12 PM PDT 24 3963081553 ps
T483 /workspace/coverage/default/17.sram_ctrl_smoke.183467653 Jul 05 05:17:47 PM PDT 24 Jul 05 05:18:07 PM PDT 24 1084848119 ps
T484 /workspace/coverage/default/13.sram_ctrl_multiple_keys.754298063 Jul 05 05:17:37 PM PDT 24 Jul 05 05:18:18 PM PDT 24 835994287 ps
T485 /workspace/coverage/default/1.sram_ctrl_smoke.2542329784 Jul 05 05:16:58 PM PDT 24 Jul 05 05:17:14 PM PDT 24 139085253 ps
T486 /workspace/coverage/default/17.sram_ctrl_regwen.4084831667 Jul 05 05:17:49 PM PDT 24 Jul 05 05:37:59 PM PDT 24 130246193105 ps
T487 /workspace/coverage/default/12.sram_ctrl_regwen.752612231 Jul 05 05:17:36 PM PDT 24 Jul 05 05:35:50 PM PDT 24 28900969231 ps
T488 /workspace/coverage/default/3.sram_ctrl_regwen.1739968807 Jul 05 05:17:25 PM PDT 24 Jul 05 05:27:34 PM PDT 24 33498689275 ps
T489 /workspace/coverage/default/38.sram_ctrl_throughput_w_partial_write.7478253 Jul 05 05:19:59 PM PDT 24 Jul 05 05:22:02 PM PDT 24 168071477 ps
T490 /workspace/coverage/default/35.sram_ctrl_smoke.3061626876 Jul 05 05:19:31 PM PDT 24 Jul 05 05:22:20 PM PDT 24 555591354 ps
T491 /workspace/coverage/default/47.sram_ctrl_multiple_keys.96770220 Jul 05 05:21:20 PM PDT 24 Jul 05 05:32:35 PM PDT 24 7715370027 ps
T492 /workspace/coverage/default/24.sram_ctrl_alert_test.1875671911 Jul 05 05:18:23 PM PDT 24 Jul 05 05:18:25 PM PDT 24 44053438 ps
T493 /workspace/coverage/default/44.sram_ctrl_access_during_key_req.3805022318 Jul 05 05:20:53 PM PDT 24 Jul 05 05:33:55 PM PDT 24 1932036536 ps
T494 /workspace/coverage/default/25.sram_ctrl_max_throughput.833704007 Jul 05 05:18:33 PM PDT 24 Jul 05 05:19:08 PM PDT 24 104495755 ps
T495 /workspace/coverage/default/6.sram_ctrl_max_throughput.4015478077 Jul 05 05:17:22 PM PDT 24 Jul 05 05:17:57 PM PDT 24 469513945 ps
T496 /workspace/coverage/default/7.sram_ctrl_stress_all_with_rand_reset.497553895 Jul 05 05:17:28 PM PDT 24 Jul 05 05:22:27 PM PDT 24 1260823757 ps
T497 /workspace/coverage/default/40.sram_ctrl_stress_pipeline.638901943 Jul 05 05:20:11 PM PDT 24 Jul 05 05:24:55 PM PDT 24 10928749948 ps
T498 /workspace/coverage/default/33.sram_ctrl_regwen.3583786392 Jul 05 05:19:20 PM PDT 24 Jul 05 05:26:56 PM PDT 24 1824576345 ps
T499 /workspace/coverage/default/37.sram_ctrl_multiple_keys.1195051855 Jul 05 05:19:46 PM PDT 24 Jul 05 05:22:35 PM PDT 24 3108698827 ps
T500 /workspace/coverage/default/8.sram_ctrl_regwen.3224166897 Jul 05 05:17:24 PM PDT 24 Jul 05 05:18:06 PM PDT 24 681121798 ps
T501 /workspace/coverage/default/40.sram_ctrl_smoke.1618831494 Jul 05 05:20:12 PM PDT 24 Jul 05 05:20:23 PM PDT 24 148898286 ps
T502 /workspace/coverage/default/6.sram_ctrl_ram_cfg.2721765827 Jul 05 05:17:30 PM PDT 24 Jul 05 05:17:33 PM PDT 24 92682620 ps
T503 /workspace/coverage/default/47.sram_ctrl_smoke.4190540277 Jul 05 05:21:14 PM PDT 24 Jul 05 05:22:49 PM PDT 24 2738724654 ps
T504 /workspace/coverage/default/6.sram_ctrl_executable.793742918 Jul 05 05:17:24 PM PDT 24 Jul 05 05:37:37 PM PDT 24 3088412749 ps
T505 /workspace/coverage/default/31.sram_ctrl_partial_access.2085543768 Jul 05 05:19:12 PM PDT 24 Jul 05 05:20:34 PM PDT 24 907275699 ps
T506 /workspace/coverage/default/37.sram_ctrl_mem_partial_access.980091508 Jul 05 05:19:54 PM PDT 24 Jul 05 05:19:59 PM PDT 24 350244901 ps
T507 /workspace/coverage/default/10.sram_ctrl_alert_test.2573450922 Jul 05 05:17:29 PM PDT 24 Jul 05 05:17:31 PM PDT 24 17257507 ps
T508 /workspace/coverage/default/2.sram_ctrl_bijection.3525404127 Jul 05 05:17:19 PM PDT 24 Jul 05 05:17:52 PM PDT 24 1558352541 ps
T509 /workspace/coverage/default/47.sram_ctrl_max_throughput.2634275034 Jul 05 05:21:20 PM PDT 24 Jul 05 05:21:58 PM PDT 24 332276036 ps
T510 /workspace/coverage/default/37.sram_ctrl_throughput_w_partial_write.4130963927 Jul 05 05:19:48 PM PDT 24 Jul 05 05:19:50 PM PDT 24 39813352 ps
T511 /workspace/coverage/default/14.sram_ctrl_mem_walk.3096465536 Jul 05 05:17:40 PM PDT 24 Jul 05 05:17:47 PM PDT 24 358667822 ps
T512 /workspace/coverage/default/40.sram_ctrl_alert_test.4276245196 Jul 05 05:20:21 PM PDT 24 Jul 05 05:20:22 PM PDT 24 99351265 ps
T513 /workspace/coverage/default/29.sram_ctrl_lc_escalation.2446389327 Jul 05 05:18:54 PM PDT 24 Jul 05 05:19:05 PM PDT 24 975583541 ps
T514 /workspace/coverage/default/27.sram_ctrl_alert_test.3869560064 Jul 05 05:18:45 PM PDT 24 Jul 05 05:18:47 PM PDT 24 13171301 ps
T515 /workspace/coverage/default/22.sram_ctrl_alert_test.498336976 Jul 05 05:18:18 PM PDT 24 Jul 05 05:18:20 PM PDT 24 115735312 ps
T516 /workspace/coverage/default/24.sram_ctrl_stress_pipeline.1657711966 Jul 05 05:18:26 PM PDT 24 Jul 05 05:24:26 PM PDT 24 7245220969 ps
T517 /workspace/coverage/default/30.sram_ctrl_partial_access.3610829821 Jul 05 05:18:57 PM PDT 24 Jul 05 05:19:34 PM PDT 24 1816850412 ps
T518 /workspace/coverage/default/44.sram_ctrl_bijection.3595806618 Jul 05 05:20:50 PM PDT 24 Jul 05 05:21:39 PM PDT 24 10640252939 ps
T519 /workspace/coverage/default/27.sram_ctrl_partial_access_b2b.4036348329 Jul 05 05:18:40 PM PDT 24 Jul 05 05:26:14 PM PDT 24 17837996846 ps
T520 /workspace/coverage/default/45.sram_ctrl_stress_pipeline.3296583030 Jul 05 05:20:57 PM PDT 24 Jul 05 05:25:03 PM PDT 24 5206367201 ps
T521 /workspace/coverage/default/42.sram_ctrl_max_throughput.1567206995 Jul 05 05:20:32 PM PDT 24 Jul 05 05:22:46 PM PDT 24 140805693 ps
T522 /workspace/coverage/default/9.sram_ctrl_executable.2670931740 Jul 05 05:17:20 PM PDT 24 Jul 05 05:28:28 PM PDT 24 24981316102 ps
T523 /workspace/coverage/default/10.sram_ctrl_ram_cfg.762478539 Jul 05 05:17:27 PM PDT 24 Jul 05 05:17:28 PM PDT 24 28187904 ps
T524 /workspace/coverage/default/43.sram_ctrl_smoke.2362810321 Jul 05 05:20:37 PM PDT 24 Jul 05 05:21:30 PM PDT 24 1602917840 ps
T525 /workspace/coverage/default/49.sram_ctrl_max_throughput.3353107402 Jul 05 05:21:41 PM PDT 24 Jul 05 05:22:05 PM PDT 24 82045162 ps
T526 /workspace/coverage/default/1.sram_ctrl_partial_access_b2b.1406294539 Jul 05 05:16:59 PM PDT 24 Jul 05 05:23:49 PM PDT 24 31710296327 ps
T527 /workspace/coverage/default/25.sram_ctrl_executable.4166428659 Jul 05 05:18:31 PM PDT 24 Jul 05 05:35:47 PM PDT 24 8551163195 ps
T528 /workspace/coverage/default/44.sram_ctrl_ram_cfg.1262483857 Jul 05 05:20:57 PM PDT 24 Jul 05 05:20:58 PM PDT 24 83809071 ps
T529 /workspace/coverage/default/24.sram_ctrl_regwen.771718558 Jul 05 05:18:23 PM PDT 24 Jul 05 05:21:45 PM PDT 24 2431251695 ps
T530 /workspace/coverage/default/28.sram_ctrl_regwen.1316045782 Jul 05 05:18:44 PM PDT 24 Jul 05 05:26:04 PM PDT 24 5674568391 ps
T531 /workspace/coverage/default/26.sram_ctrl_multiple_keys.3423242694 Jul 05 05:18:33 PM PDT 24 Jul 05 05:19:35 PM PDT 24 3106450696 ps
T532 /workspace/coverage/default/4.sram_ctrl_throughput_w_partial_write.519515568 Jul 05 05:17:06 PM PDT 24 Jul 05 05:19:23 PM PDT 24 324206054 ps
T533 /workspace/coverage/default/8.sram_ctrl_lc_escalation.796676434 Jul 05 05:17:31 PM PDT 24 Jul 05 05:17:35 PM PDT 24 149879526 ps
T534 /workspace/coverage/default/32.sram_ctrl_lc_escalation.511831429 Jul 05 05:19:11 PM PDT 24 Jul 05 05:19:18 PM PDT 24 6189201219 ps
T535 /workspace/coverage/default/37.sram_ctrl_access_during_key_req.3415301118 Jul 05 05:19:48 PM PDT 24 Jul 05 05:20:19 PM PDT 24 609070765 ps
T536 /workspace/coverage/default/30.sram_ctrl_stress_pipeline.250133793 Jul 05 05:18:59 PM PDT 24 Jul 05 05:22:18 PM PDT 24 1974847826 ps
T537 /workspace/coverage/default/38.sram_ctrl_smoke.2518011712 Jul 05 05:19:51 PM PDT 24 Jul 05 05:19:59 PM PDT 24 207080208 ps
T538 /workspace/coverage/default/38.sram_ctrl_max_throughput.1640212666 Jul 05 05:20:00 PM PDT 24 Jul 05 05:20:26 PM PDT 24 82136188 ps
T539 /workspace/coverage/default/41.sram_ctrl_ram_cfg.3785281425 Jul 05 05:20:35 PM PDT 24 Jul 05 05:20:36 PM PDT 24 43670295 ps
T540 /workspace/coverage/default/19.sram_ctrl_lc_escalation.4282166779 Jul 05 05:17:58 PM PDT 24 Jul 05 05:18:03 PM PDT 24 257408043 ps
T541 /workspace/coverage/default/38.sram_ctrl_alert_test.3225285079 Jul 05 05:20:06 PM PDT 24 Jul 05 05:20:07 PM PDT 24 15391287 ps
T542 /workspace/coverage/default/27.sram_ctrl_stress_pipeline.763093724 Jul 05 05:19:50 PM PDT 24 Jul 05 05:25:03 PM PDT 24 43370364444 ps
T543 /workspace/coverage/default/18.sram_ctrl_ram_cfg.3082424888 Jul 05 05:17:59 PM PDT 24 Jul 05 05:18:01 PM PDT 24 40843343 ps
T544 /workspace/coverage/default/33.sram_ctrl_throughput_w_partial_write.626709522 Jul 05 05:19:19 PM PDT 24 Jul 05 05:21:26 PM PDT 24 294262237 ps
T545 /workspace/coverage/default/24.sram_ctrl_throughput_w_partial_write.3658272736 Jul 05 05:18:26 PM PDT 24 Jul 05 05:20:25 PM PDT 24 311813985 ps
T546 /workspace/coverage/default/3.sram_ctrl_ram_cfg.4103338732 Jul 05 05:17:05 PM PDT 24 Jul 05 05:17:08 PM PDT 24 25537871 ps
T547 /workspace/coverage/default/24.sram_ctrl_stress_all_with_rand_reset.324253037 Jul 05 05:18:25 PM PDT 24 Jul 05 05:22:08 PM PDT 24 1275821746 ps
T548 /workspace/coverage/default/37.sram_ctrl_regwen.871441370 Jul 05 05:19:45 PM PDT 24 Jul 05 05:24:15 PM PDT 24 1145944089 ps
T549 /workspace/coverage/default/40.sram_ctrl_multiple_keys.1562731433 Jul 05 05:20:10 PM PDT 24 Jul 05 05:33:39 PM PDT 24 2597804096 ps
0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%