Tests
dashboard | hierarchy | modlist | groups | tests | asserts
Total Coverage Summary 
SCORELINECONDTOGGLEFSMBRANCHASSERTGROUP
97.95 99.16 94.27 99.72 100.00 95.95 99.12 97.44


Total test records in report: 1030
tests.html | tests1.html | tests2.html | tests3.html | tests4.html | tests5.html | tests6.html | tests7.html | tests8.html | tests9.html | tests10.html | tests11.html | tests12.html | tests13.html | tests14.html | tests15.html | tests16.html | tests17.html | tests18.html | tests19.html | tests20.html | tests21.html

T301 /workspace/coverage/default/37.sram_ctrl_stress_all_with_rand_reset.2279073573 Jul 28 06:35:19 PM PDT 24 Jul 28 06:48:19 PM PDT 24 7153635481 ps
T302 /workspace/coverage/default/40.sram_ctrl_multiple_keys.2021058051 Jul 28 06:35:54 PM PDT 24 Jul 28 06:40:15 PM PDT 24 5405732711 ps
T303 /workspace/coverage/default/19.sram_ctrl_stress_all.1759407829 Jul 28 06:30:08 PM PDT 24 Jul 28 07:04:38 PM PDT 24 87243031430 ps
T304 /workspace/coverage/default/40.sram_ctrl_regwen.576444294 Jul 28 06:36:03 PM PDT 24 Jul 28 06:43:15 PM PDT 24 8035221775 ps
T305 /workspace/coverage/default/9.sram_ctrl_alert_test.1324743532 Jul 28 06:26:45 PM PDT 24 Jul 28 06:26:46 PM PDT 24 58843831 ps
T306 /workspace/coverage/default/13.sram_ctrl_stress_all.811433019 Jul 28 06:28:05 PM PDT 24 Jul 28 07:43:48 PM PDT 24 251949706302 ps
T307 /workspace/coverage/default/40.sram_ctrl_bijection.2030455390 Jul 28 06:35:51 PM PDT 24 Jul 28 06:37:01 PM PDT 24 2160590882 ps
T308 /workspace/coverage/default/21.sram_ctrl_stress_pipeline.470153195 Jul 28 06:30:24 PM PDT 24 Jul 28 06:34:04 PM PDT 24 2337804141 ps
T309 /workspace/coverage/default/34.sram_ctrl_ram_cfg.2552270104 Jul 28 06:34:24 PM PDT 24 Jul 28 06:34:25 PM PDT 24 29014352 ps
T310 /workspace/coverage/default/37.sram_ctrl_smoke.2801229879 Jul 28 06:35:09 PM PDT 24 Jul 28 06:36:10 PM PDT 24 505100100 ps
T311 /workspace/coverage/default/0.sram_ctrl_max_throughput.906239498 Jul 28 06:24:29 PM PDT 24 Jul 28 06:24:31 PM PDT 24 42168854 ps
T312 /workspace/coverage/default/36.sram_ctrl_stress_all_with_rand_reset.2576343709 Jul 28 06:34:57 PM PDT 24 Jul 28 06:37:30 PM PDT 24 1009868403 ps
T313 /workspace/coverage/default/13.sram_ctrl_throughput_w_partial_write.19990532 Jul 28 06:27:55 PM PDT 24 Jul 28 06:27:57 PM PDT 24 67587129 ps
T314 /workspace/coverage/default/22.sram_ctrl_lc_escalation.1601006564 Jul 28 06:30:49 PM PDT 24 Jul 28 06:30:54 PM PDT 24 1569016713 ps
T315 /workspace/coverage/default/42.sram_ctrl_stress_pipeline.333191382 Jul 28 06:36:21 PM PDT 24 Jul 28 06:39:08 PM PDT 24 8542876258 ps
T316 /workspace/coverage/default/6.sram_ctrl_lc_escalation.304618382 Jul 28 06:25:50 PM PDT 24 Jul 28 06:25:58 PM PDT 24 617039251 ps
T317 /workspace/coverage/default/9.sram_ctrl_ram_cfg.3115513897 Jul 28 06:26:45 PM PDT 24 Jul 28 06:26:46 PM PDT 24 36594407 ps
T318 /workspace/coverage/default/38.sram_ctrl_stress_pipeline.171645849 Jul 28 06:35:26 PM PDT 24 Jul 28 06:39:40 PM PDT 24 9870452644 ps
T319 /workspace/coverage/default/13.sram_ctrl_mem_walk.2858675562 Jul 28 06:28:08 PM PDT 24 Jul 28 06:28:19 PM PDT 24 454922310 ps
T320 /workspace/coverage/default/41.sram_ctrl_smoke.816547742 Jul 28 06:36:11 PM PDT 24 Jul 28 06:36:21 PM PDT 24 447030347 ps
T321 /workspace/coverage/default/17.sram_ctrl_access_during_key_req.1007035385 Jul 28 06:29:24 PM PDT 24 Jul 28 06:38:26 PM PDT 24 6579095829 ps
T322 /workspace/coverage/default/10.sram_ctrl_partial_access_b2b.2027865485 Jul 28 06:26:57 PM PDT 24 Jul 28 06:30:46 PM PDT 24 20057004350 ps
T323 /workspace/coverage/default/45.sram_ctrl_stress_pipeline.3573977058 Jul 28 06:37:18 PM PDT 24 Jul 28 06:42:02 PM PDT 24 11388807028 ps
T324 /workspace/coverage/default/39.sram_ctrl_lc_escalation.3131726711 Jul 28 06:35:41 PM PDT 24 Jul 28 06:35:45 PM PDT 24 2034714502 ps
T325 /workspace/coverage/default/21.sram_ctrl_bijection.1673973606 Jul 28 06:30:25 PM PDT 24 Jul 28 06:31:40 PM PDT 24 1057438255 ps
T326 /workspace/coverage/default/15.sram_ctrl_max_throughput.3320966632 Jul 28 06:28:36 PM PDT 24 Jul 28 06:28:51 PM PDT 24 74639426 ps
T327 /workspace/coverage/default/17.sram_ctrl_lc_escalation.1150780374 Jul 28 06:29:24 PM PDT 24 Jul 28 06:29:28 PM PDT 24 1786855321 ps
T328 /workspace/coverage/default/4.sram_ctrl_partial_access.51826792 Jul 28 06:25:21 PM PDT 24 Jul 28 06:25:24 PM PDT 24 643570887 ps
T329 /workspace/coverage/default/22.sram_ctrl_executable.343093454 Jul 28 06:30:48 PM PDT 24 Jul 28 06:43:51 PM PDT 24 40258522599 ps
T330 /workspace/coverage/default/30.sram_ctrl_bijection.3688347059 Jul 28 06:32:52 PM PDT 24 Jul 28 06:33:20 PM PDT 24 1015002179 ps
T331 /workspace/coverage/default/46.sram_ctrl_stress_pipeline.186040584 Jul 28 06:37:41 PM PDT 24 Jul 28 06:43:01 PM PDT 24 13599765627 ps
T332 /workspace/coverage/default/4.sram_ctrl_regwen.3038818718 Jul 28 06:25:25 PM PDT 24 Jul 28 06:41:24 PM PDT 24 12431558459 ps
T333 /workspace/coverage/default/48.sram_ctrl_lc_escalation.978339332 Jul 28 06:38:16 PM PDT 24 Jul 28 06:38:20 PM PDT 24 336286713 ps
T334 /workspace/coverage/default/35.sram_ctrl_alert_test.2339730537 Jul 28 06:34:47 PM PDT 24 Jul 28 06:34:48 PM PDT 24 15495045 ps
T335 /workspace/coverage/default/47.sram_ctrl_stress_all.3825242847 Jul 28 06:38:05 PM PDT 24 Jul 28 08:04:28 PM PDT 24 125348699747 ps
T336 /workspace/coverage/default/49.sram_ctrl_mem_walk.1756183113 Jul 28 06:38:34 PM PDT 24 Jul 28 06:38:39 PM PDT 24 297424328 ps
T337 /workspace/coverage/default/45.sram_ctrl_partial_access.296277704 Jul 28 06:37:22 PM PDT 24 Jul 28 06:37:47 PM PDT 24 1169889869 ps
T338 /workspace/coverage/default/33.sram_ctrl_access_during_key_req.552441414 Jul 28 06:33:59 PM PDT 24 Jul 28 06:37:18 PM PDT 24 3040492138 ps
T339 /workspace/coverage/default/49.sram_ctrl_ram_cfg.1594290947 Jul 28 06:38:34 PM PDT 24 Jul 28 06:38:35 PM PDT 24 82150815 ps
T340 /workspace/coverage/default/15.sram_ctrl_access_during_key_req.3497233046 Jul 28 06:28:40 PM PDT 24 Jul 28 06:37:08 PM PDT 24 1529424719 ps
T341 /workspace/coverage/default/22.sram_ctrl_alert_test.2308941238 Jul 28 06:30:55 PM PDT 24 Jul 28 06:30:55 PM PDT 24 66898437 ps
T342 /workspace/coverage/default/20.sram_ctrl_access_during_key_req.2602047776 Jul 28 06:30:11 PM PDT 24 Jul 28 06:43:59 PM PDT 24 3431086015 ps
T343 /workspace/coverage/default/43.sram_ctrl_regwen.2185027198 Jul 28 06:36:46 PM PDT 24 Jul 28 06:42:31 PM PDT 24 41057778494 ps
T32 /workspace/coverage/default/3.sram_ctrl_sec_cm.2039703066 Jul 28 06:25:15 PM PDT 24 Jul 28 06:25:18 PM PDT 24 313362888 ps
T344 /workspace/coverage/default/5.sram_ctrl_alert_test.2988859897 Jul 28 06:25:39 PM PDT 24 Jul 28 06:25:40 PM PDT 24 84177611 ps
T345 /workspace/coverage/default/16.sram_ctrl_stress_all.3676554252 Jul 28 06:29:14 PM PDT 24 Jul 28 06:55:17 PM PDT 24 8687739803 ps
T346 /workspace/coverage/default/4.sram_ctrl_mem_walk.1103510558 Jul 28 06:25:24 PM PDT 24 Jul 28 06:25:33 PM PDT 24 565706704 ps
T347 /workspace/coverage/default/10.sram_ctrl_bijection.2636831019 Jul 28 06:26:49 PM PDT 24 Jul 28 06:28:04 PM PDT 24 3613932959 ps
T348 /workspace/coverage/default/32.sram_ctrl_alert_test.157091530 Jul 28 06:33:45 PM PDT 24 Jul 28 06:33:45 PM PDT 24 44805651 ps
T349 /workspace/coverage/default/8.sram_ctrl_mem_partial_access.4122535942 Jul 28 06:26:30 PM PDT 24 Jul 28 06:26:36 PM PDT 24 188689499 ps
T350 /workspace/coverage/default/44.sram_ctrl_alert_test.801939672 Jul 28 06:37:08 PM PDT 24 Jul 28 06:37:09 PM PDT 24 42468993 ps
T351 /workspace/coverage/default/4.sram_ctrl_stress_pipeline.357320404 Jul 28 06:25:20 PM PDT 24 Jul 28 06:28:29 PM PDT 24 1901241835 ps
T352 /workspace/coverage/default/27.sram_ctrl_mem_walk.1198712374 Jul 28 06:32:08 PM PDT 24 Jul 28 06:32:17 PM PDT 24 529887736 ps
T353 /workspace/coverage/default/24.sram_ctrl_lc_escalation.375504965 Jul 28 06:31:22 PM PDT 24 Jul 28 06:31:28 PM PDT 24 799082806 ps
T354 /workspace/coverage/default/2.sram_ctrl_max_throughput.526447419 Jul 28 06:24:54 PM PDT 24 Jul 28 06:25:20 PM PDT 24 81227535 ps
T355 /workspace/coverage/default/44.sram_ctrl_partial_access.4283155622 Jul 28 06:36:57 PM PDT 24 Jul 28 06:37:02 PM PDT 24 81137516 ps
T356 /workspace/coverage/default/49.sram_ctrl_mem_partial_access.2836018310 Jul 28 06:38:39 PM PDT 24 Jul 28 06:38:41 PM PDT 24 44383495 ps
T357 /workspace/coverage/default/3.sram_ctrl_alert_test.3101568220 Jul 28 06:25:16 PM PDT 24 Jul 28 06:25:17 PM PDT 24 72692571 ps
T358 /workspace/coverage/default/6.sram_ctrl_alert_test.4231007371 Jul 28 06:26:01 PM PDT 24 Jul 28 06:26:02 PM PDT 24 14922323 ps
T359 /workspace/coverage/default/6.sram_ctrl_ram_cfg.2008267354 Jul 28 06:25:55 PM PDT 24 Jul 28 06:25:56 PM PDT 24 47098025 ps
T360 /workspace/coverage/default/1.sram_ctrl_access_during_key_req.2468190124 Jul 28 06:24:40 PM PDT 24 Jul 28 06:31:28 PM PDT 24 1460886891 ps
T361 /workspace/coverage/default/9.sram_ctrl_multiple_keys.183281005 Jul 28 06:26:31 PM PDT 24 Jul 28 06:35:42 PM PDT 24 3815723435 ps
T362 /workspace/coverage/default/26.sram_ctrl_max_throughput.3899513440 Jul 28 06:31:55 PM PDT 24 Jul 28 06:32:58 PM PDT 24 126390652 ps
T363 /workspace/coverage/default/23.sram_ctrl_throughput_w_partial_write.1772500289 Jul 28 06:30:54 PM PDT 24 Jul 28 06:32:23 PM PDT 24 254038061 ps
T364 /workspace/coverage/default/39.sram_ctrl_stress_pipeline.1778896407 Jul 28 06:35:52 PM PDT 24 Jul 28 06:38:28 PM PDT 24 1597942798 ps
T365 /workspace/coverage/default/34.sram_ctrl_partial_access.186567589 Jul 28 06:34:09 PM PDT 24 Jul 28 06:35:08 PM PDT 24 626969992 ps
T123 /workspace/coverage/default/13.sram_ctrl_stress_all_with_rand_reset.2166084956 Jul 28 06:28:04 PM PDT 24 Jul 28 06:29:29 PM PDT 24 2296574202 ps
T366 /workspace/coverage/default/36.sram_ctrl_stress_pipeline.2088203832 Jul 28 06:34:48 PM PDT 24 Jul 28 06:39:02 PM PDT 24 23166193654 ps
T367 /workspace/coverage/default/38.sram_ctrl_stress_all.3923873598 Jul 28 06:35:52 PM PDT 24 Jul 28 07:01:55 PM PDT 24 127754721553 ps
T368 /workspace/coverage/default/7.sram_ctrl_stress_all.3551367214 Jul 28 06:26:10 PM PDT 24 Jul 28 06:34:46 PM PDT 24 6668984893 ps
T369 /workspace/coverage/default/4.sram_ctrl_mem_partial_access.2770302495 Jul 28 06:25:28 PM PDT 24 Jul 28 06:25:31 PM PDT 24 60292561 ps
T370 /workspace/coverage/default/39.sram_ctrl_mem_walk.3460262649 Jul 28 06:35:43 PM PDT 24 Jul 28 06:35:48 PM PDT 24 99697030 ps
T371 /workspace/coverage/default/39.sram_ctrl_smoke.948362599 Jul 28 06:35:40 PM PDT 24 Jul 28 06:36:33 PM PDT 24 363995916 ps
T372 /workspace/coverage/default/26.sram_ctrl_regwen.2489094937 Jul 28 06:31:54 PM PDT 24 Jul 28 06:36:04 PM PDT 24 1358372767 ps
T373 /workspace/coverage/default/49.sram_ctrl_stress_all.3581209691 Jul 28 06:38:39 PM PDT 24 Jul 28 06:40:42 PM PDT 24 7693028238 ps
T374 /workspace/coverage/default/44.sram_ctrl_multiple_keys.4128981582 Jul 28 06:36:58 PM PDT 24 Jul 28 06:49:02 PM PDT 24 19072458258 ps
T375 /workspace/coverage/default/20.sram_ctrl_partial_access.764097847 Jul 28 06:30:12 PM PDT 24 Jul 28 06:30:20 PM PDT 24 1535643936 ps
T376 /workspace/coverage/default/30.sram_ctrl_max_throughput.2245354311 Jul 28 06:32:54 PM PDT 24 Jul 28 06:33:10 PM PDT 24 73782816 ps
T377 /workspace/coverage/default/20.sram_ctrl_max_throughput.2897028014 Jul 28 06:30:13 PM PDT 24 Jul 28 06:31:14 PM PDT 24 397843344 ps
T378 /workspace/coverage/default/10.sram_ctrl_mem_walk.3967738444 Jul 28 06:27:04 PM PDT 24 Jul 28 06:27:10 PM PDT 24 456088736 ps
T379 /workspace/coverage/default/33.sram_ctrl_alert_test.3569747192 Jul 28 06:34:05 PM PDT 24 Jul 28 06:34:06 PM PDT 24 23231477 ps
T380 /workspace/coverage/default/32.sram_ctrl_bijection.1030729900 Jul 28 06:33:35 PM PDT 24 Jul 28 06:34:45 PM PDT 24 6633476060 ps
T381 /workspace/coverage/default/1.sram_ctrl_multiple_keys.4242811625 Jul 28 06:24:35 PM PDT 24 Jul 28 06:42:56 PM PDT 24 3269819208 ps
T382 /workspace/coverage/default/34.sram_ctrl_executable.616081006 Jul 28 06:34:25 PM PDT 24 Jul 28 07:01:23 PM PDT 24 26057035987 ps
T383 /workspace/coverage/default/4.sram_ctrl_bijection.1806895334 Jul 28 06:25:20 PM PDT 24 Jul 28 06:25:50 PM PDT 24 7232119986 ps
T48 /workspace/coverage/default/48.sram_ctrl_stress_all_with_rand_reset.2125906381 Jul 28 06:38:21 PM PDT 24 Jul 28 06:38:29 PM PDT 24 1679331050 ps
T384 /workspace/coverage/default/27.sram_ctrl_smoke.2074627114 Jul 28 06:32:08 PM PDT 24 Jul 28 06:33:48 PM PDT 24 2400508940 ps
T385 /workspace/coverage/default/30.sram_ctrl_partial_access_b2b.3944585595 Jul 28 06:32:50 PM PDT 24 Jul 28 06:41:41 PM PDT 24 49567902891 ps
T386 /workspace/coverage/default/7.sram_ctrl_stress_all_with_rand_reset.1011200887 Jul 28 06:26:10 PM PDT 24 Jul 28 06:35:01 PM PDT 24 1876011719 ps
T387 /workspace/coverage/default/24.sram_ctrl_smoke.2239160045 Jul 28 06:31:21 PM PDT 24 Jul 28 06:33:38 PM PDT 24 2921991779 ps
T388 /workspace/coverage/default/18.sram_ctrl_partial_access.2010884505 Jul 28 06:29:34 PM PDT 24 Jul 28 06:31:16 PM PDT 24 2839933471 ps
T389 /workspace/coverage/default/10.sram_ctrl_smoke.2007049636 Jul 28 06:26:50 PM PDT 24 Jul 28 06:27:54 PM PDT 24 494664116 ps
T390 /workspace/coverage/default/28.sram_ctrl_bijection.2821689033 Jul 28 06:32:16 PM PDT 24 Jul 28 06:32:37 PM PDT 24 1179180180 ps
T391 /workspace/coverage/default/6.sram_ctrl_bijection.3514865700 Jul 28 06:25:47 PM PDT 24 Jul 28 06:27:16 PM PDT 24 86121024858 ps
T392 /workspace/coverage/default/33.sram_ctrl_ram_cfg.501494593 Jul 28 06:34:04 PM PDT 24 Jul 28 06:34:05 PM PDT 24 77747502 ps
T393 /workspace/coverage/default/15.sram_ctrl_stress_all_with_rand_reset.654481280 Jul 28 06:28:47 PM PDT 24 Jul 28 06:30:11 PM PDT 24 7096936088 ps
T394 /workspace/coverage/default/48.sram_ctrl_regwen.971713729 Jul 28 06:38:21 PM PDT 24 Jul 28 06:47:14 PM PDT 24 105715715843 ps
T395 /workspace/coverage/default/13.sram_ctrl_partial_access_b2b.3810351515 Jul 28 06:27:55 PM PDT 24 Jul 28 06:34:49 PM PDT 24 6042138831 ps
T396 /workspace/coverage/default/21.sram_ctrl_max_throughput.3452352725 Jul 28 06:30:32 PM PDT 24 Jul 28 06:30:55 PM PDT 24 84688920 ps
T397 /workspace/coverage/default/7.sram_ctrl_access_during_key_req.1785637324 Jul 28 06:26:06 PM PDT 24 Jul 28 06:40:18 PM PDT 24 6569004526 ps
T398 /workspace/coverage/default/9.sram_ctrl_lc_escalation.3510593051 Jul 28 06:26:43 PM PDT 24 Jul 28 06:26:47 PM PDT 24 1171912181 ps
T399 /workspace/coverage/default/47.sram_ctrl_multiple_keys.2587627771 Jul 28 06:37:48 PM PDT 24 Jul 28 06:42:53 PM PDT 24 1539248575 ps
T400 /workspace/coverage/default/0.sram_ctrl_partial_access_b2b.51520415 Jul 28 06:24:25 PM PDT 24 Jul 28 06:30:45 PM PDT 24 7090795523 ps
T401 /workspace/coverage/default/6.sram_ctrl_multiple_keys.1946265137 Jul 28 06:25:44 PM PDT 24 Jul 28 06:35:04 PM PDT 24 5679559028 ps
T402 /workspace/coverage/default/23.sram_ctrl_partial_access.1489163624 Jul 28 06:30:57 PM PDT 24 Jul 28 06:31:15 PM PDT 24 4658879690 ps
T403 /workspace/coverage/default/43.sram_ctrl_mem_partial_access.3416264419 Jul 28 06:36:48 PM PDT 24 Jul 28 06:36:53 PM PDT 24 175701379 ps
T404 /workspace/coverage/default/39.sram_ctrl_throughput_w_partial_write.1023842741 Jul 28 06:35:42 PM PDT 24 Jul 28 06:36:49 PM PDT 24 130950493 ps
T405 /workspace/coverage/default/17.sram_ctrl_bijection.3326953788 Jul 28 06:29:10 PM PDT 24 Jul 28 06:30:13 PM PDT 24 969691859 ps
T406 /workspace/coverage/default/10.sram_ctrl_max_throughput.2271740669 Jul 28 06:26:58 PM PDT 24 Jul 28 06:28:24 PM PDT 24 2205133336 ps
T407 /workspace/coverage/default/9.sram_ctrl_partial_access_b2b.1754636856 Jul 28 06:26:38 PM PDT 24 Jul 28 06:34:11 PM PDT 24 79810851664 ps
T408 /workspace/coverage/default/42.sram_ctrl_executable.4114326023 Jul 28 06:36:28 PM PDT 24 Jul 28 06:38:30 PM PDT 24 8775533890 ps
T409 /workspace/coverage/default/28.sram_ctrl_mem_partial_access.3306330987 Jul 28 06:32:30 PM PDT 24 Jul 28 06:32:34 PM PDT 24 236764137 ps
T410 /workspace/coverage/default/33.sram_ctrl_max_throughput.1170616070 Jul 28 06:33:58 PM PDT 24 Jul 28 06:34:03 PM PDT 24 49825808 ps
T411 /workspace/coverage/default/35.sram_ctrl_stress_all.2046555926 Jul 28 06:34:39 PM PDT 24 Jul 28 07:07:43 PM PDT 24 110372769699 ps
T412 /workspace/coverage/default/25.sram_ctrl_stress_all.4074878248 Jul 28 06:31:50 PM PDT 24 Jul 28 07:20:52 PM PDT 24 54770442636 ps
T413 /workspace/coverage/default/48.sram_ctrl_multiple_keys.1396992 Jul 28 06:38:09 PM PDT 24 Jul 28 06:45:57 PM PDT 24 9375601278 ps
T414 /workspace/coverage/default/44.sram_ctrl_stress_all_with_rand_reset.3147924457 Jul 28 06:37:10 PM PDT 24 Jul 28 06:45:55 PM PDT 24 8524878089 ps
T415 /workspace/coverage/default/0.sram_ctrl_stress_all.3863730088 Jul 28 06:24:36 PM PDT 24 Jul 28 06:49:42 PM PDT 24 12738712916 ps
T416 /workspace/coverage/default/43.sram_ctrl_mem_walk.446788258 Jul 28 06:36:49 PM PDT 24 Jul 28 06:36:59 PM PDT 24 713577670 ps
T417 /workspace/coverage/default/6.sram_ctrl_partial_access_b2b.3105205706 Jul 28 06:25:45 PM PDT 24 Jul 28 06:34:41 PM PDT 24 43287169445 ps
T418 /workspace/coverage/default/36.sram_ctrl_throughput_w_partial_write.1113271561 Jul 28 06:34:52 PM PDT 24 Jul 28 06:35:05 PM PDT 24 316570558 ps
T419 /workspace/coverage/default/41.sram_ctrl_bijection.831104534 Jul 28 06:36:11 PM PDT 24 Jul 28 06:37:07 PM PDT 24 2467861962 ps
T420 /workspace/coverage/default/22.sram_ctrl_mem_walk.2437427238 Jul 28 06:30:49 PM PDT 24 Jul 28 06:30:55 PM PDT 24 950318543 ps
T421 /workspace/coverage/default/32.sram_ctrl_partial_access_b2b.1475907856 Jul 28 06:33:34 PM PDT 24 Jul 28 06:40:09 PM PDT 24 14308713769 ps
T422 /workspace/coverage/default/11.sram_ctrl_bijection.4193962363 Jul 28 06:27:09 PM PDT 24 Jul 28 06:28:16 PM PDT 24 3050181782 ps
T423 /workspace/coverage/default/11.sram_ctrl_mem_partial_access.804170261 Jul 28 06:27:20 PM PDT 24 Jul 28 06:27:25 PM PDT 24 139317951 ps
T424 /workspace/coverage/default/9.sram_ctrl_stress_pipeline.818264115 Jul 28 06:26:36 PM PDT 24 Jul 28 06:31:29 PM PDT 24 8518260887 ps
T49 /workspace/coverage/default/0.sram_ctrl_stress_all_with_rand_reset.695767960 Jul 28 06:24:35 PM PDT 24 Jul 28 06:25:38 PM PDT 24 1569006545 ps
T425 /workspace/coverage/default/25.sram_ctrl_mem_partial_access.3539702394 Jul 28 06:31:43 PM PDT 24 Jul 28 06:31:47 PM PDT 24 249000240 ps
T426 /workspace/coverage/default/8.sram_ctrl_partial_access_b2b.605852941 Jul 28 06:26:20 PM PDT 24 Jul 28 06:30:25 PM PDT 24 14169876556 ps
T427 /workspace/coverage/default/27.sram_ctrl_partial_access.3187432358 Jul 28 06:32:02 PM PDT 24 Jul 28 06:33:02 PM PDT 24 575025623 ps
T428 /workspace/coverage/default/18.sram_ctrl_alert_test.116855553 Jul 28 06:29:48 PM PDT 24 Jul 28 06:29:48 PM PDT 24 27098756 ps
T429 /workspace/coverage/default/29.sram_ctrl_mem_partial_access.1435392179 Jul 28 06:32:44 PM PDT 24 Jul 28 06:32:47 PM PDT 24 359447267 ps
T430 /workspace/coverage/default/4.sram_ctrl_throughput_w_partial_write.695598133 Jul 28 06:25:24 PM PDT 24 Jul 28 06:27:35 PM PDT 24 153189171 ps
T431 /workspace/coverage/default/1.sram_ctrl_ram_cfg.2171189893 Jul 28 06:24:48 PM PDT 24 Jul 28 06:24:49 PM PDT 24 57431727 ps
T432 /workspace/coverage/default/22.sram_ctrl_access_during_key_req.1393003228 Jul 28 06:30:48 PM PDT 24 Jul 28 06:50:50 PM PDT 24 4247877508 ps
T433 /workspace/coverage/default/37.sram_ctrl_regwen.908111695 Jul 28 06:35:18 PM PDT 24 Jul 28 06:38:18 PM PDT 24 8068252492 ps
T434 /workspace/coverage/default/40.sram_ctrl_lc_escalation.1900168336 Jul 28 06:35:57 PM PDT 24 Jul 28 06:36:04 PM PDT 24 528554090 ps
T435 /workspace/coverage/default/16.sram_ctrl_mem_partial_access.1957816540 Jul 28 06:29:05 PM PDT 24 Jul 28 06:29:09 PM PDT 24 394985232 ps
T436 /workspace/coverage/default/30.sram_ctrl_stress_all.3166238230 Jul 28 06:33:09 PM PDT 24 Jul 28 07:37:15 PM PDT 24 41952321593 ps
T437 /workspace/coverage/default/46.sram_ctrl_executable.1989248614 Jul 28 06:37:40 PM PDT 24 Jul 28 06:56:57 PM PDT 24 14033842678 ps
T438 /workspace/coverage/default/2.sram_ctrl_stress_all.3086346175 Jul 28 06:25:06 PM PDT 24 Jul 28 07:35:51 PM PDT 24 76287236182 ps
T439 /workspace/coverage/default/6.sram_ctrl_partial_access.3987601020 Jul 28 06:25:44 PM PDT 24 Jul 28 06:26:27 PM PDT 24 380920831 ps
T440 /workspace/coverage/default/45.sram_ctrl_stress_all.622819426 Jul 28 06:37:37 PM PDT 24 Jul 28 07:24:12 PM PDT 24 222307600169 ps
T441 /workspace/coverage/default/22.sram_ctrl_stress_all_with_rand_reset.4235082966 Jul 28 06:30:54 PM PDT 24 Jul 28 06:32:47 PM PDT 24 3061296557 ps
T442 /workspace/coverage/default/0.sram_ctrl_access_during_key_req.1299022223 Jul 28 06:24:30 PM PDT 24 Jul 28 06:29:20 PM PDT 24 4483931801 ps
T443 /workspace/coverage/default/46.sram_ctrl_multiple_keys.1954205920 Jul 28 06:37:33 PM PDT 24 Jul 28 06:44:16 PM PDT 24 3233552617 ps
T444 /workspace/coverage/default/9.sram_ctrl_partial_access.3416106671 Jul 28 06:26:36 PM PDT 24 Jul 28 06:28:35 PM PDT 24 2407910310 ps
T445 /workspace/coverage/default/16.sram_ctrl_multiple_keys.2025993929 Jul 28 06:28:54 PM PDT 24 Jul 28 06:37:30 PM PDT 24 32581998677 ps
T446 /workspace/coverage/default/16.sram_ctrl_alert_test.2145838571 Jul 28 06:29:10 PM PDT 24 Jul 28 06:29:11 PM PDT 24 36263408 ps
T447 /workspace/coverage/default/45.sram_ctrl_lc_escalation.3906771007 Jul 28 06:37:28 PM PDT 24 Jul 28 06:37:31 PM PDT 24 612335621 ps
T448 /workspace/coverage/default/34.sram_ctrl_bijection.3797802933 Jul 28 06:34:10 PM PDT 24 Jul 28 06:35:31 PM PDT 24 3396106991 ps
T449 /workspace/coverage/default/11.sram_ctrl_partial_access_b2b.305773112 Jul 28 06:27:15 PM PDT 24 Jul 28 06:37:36 PM PDT 24 172322805500 ps
T450 /workspace/coverage/default/21.sram_ctrl_lc_escalation.1613954176 Jul 28 06:30:39 PM PDT 24 Jul 28 06:30:44 PM PDT 24 1823201840 ps
T451 /workspace/coverage/default/39.sram_ctrl_partial_access_b2b.258796057 Jul 28 06:35:40 PM PDT 24 Jul 28 06:39:59 PM PDT 24 12442747165 ps
T452 /workspace/coverage/default/1.sram_ctrl_partial_access_b2b.1348298667 Jul 28 06:24:39 PM PDT 24 Jul 28 06:28:59 PM PDT 24 10974663273 ps
T453 /workspace/coverage/default/4.sram_ctrl_alert_test.3666365471 Jul 28 06:25:33 PM PDT 24 Jul 28 06:25:34 PM PDT 24 28975086 ps
T454 /workspace/coverage/default/13.sram_ctrl_smoke.4017578050 Jul 28 06:27:48 PM PDT 24 Jul 28 06:27:59 PM PDT 24 3627518484 ps
T455 /workspace/coverage/default/44.sram_ctrl_throughput_w_partial_write.4285575031 Jul 28 06:37:01 PM PDT 24 Jul 28 06:37:03 PM PDT 24 357158061 ps
T456 /workspace/coverage/default/30.sram_ctrl_regwen.3387254423 Jul 28 06:33:02 PM PDT 24 Jul 28 06:39:34 PM PDT 24 2678590745 ps
T457 /workspace/coverage/default/40.sram_ctrl_stress_pipeline.3299641389 Jul 28 06:35:57 PM PDT 24 Jul 28 06:38:03 PM PDT 24 2795837579 ps
T458 /workspace/coverage/default/13.sram_ctrl_partial_access.400064414 Jul 28 06:27:56 PM PDT 24 Jul 28 06:28:58 PM PDT 24 534595367 ps
T459 /workspace/coverage/default/12.sram_ctrl_stress_all.3888495527 Jul 28 06:27:43 PM PDT 24 Jul 28 06:50:11 PM PDT 24 150099273389 ps
T460 /workspace/coverage/default/28.sram_ctrl_smoke.1868256267 Jul 28 06:32:13 PM PDT 24 Jul 28 06:32:24 PM PDT 24 3683539602 ps
T461 /workspace/coverage/default/18.sram_ctrl_regwen.145724673 Jul 28 06:29:41 PM PDT 24 Jul 28 06:48:28 PM PDT 24 31459260533 ps
T462 /workspace/coverage/default/39.sram_ctrl_mem_partial_access.3566057932 Jul 28 06:35:43 PM PDT 24 Jul 28 06:35:47 PM PDT 24 65828615 ps
T463 /workspace/coverage/default/5.sram_ctrl_regwen.3773955340 Jul 28 06:25:34 PM PDT 24 Jul 28 06:38:49 PM PDT 24 8046545628 ps
T464 /workspace/coverage/default/41.sram_ctrl_throughput_w_partial_write.1430123472 Jul 28 06:36:11 PM PDT 24 Jul 28 06:36:37 PM PDT 24 930510224 ps
T465 /workspace/coverage/default/48.sram_ctrl_partial_access.1355893763 Jul 28 06:38:09 PM PDT 24 Jul 28 06:38:18 PM PDT 24 1897584743 ps
T466 /workspace/coverage/default/16.sram_ctrl_max_throughput.238211783 Jul 28 06:28:58 PM PDT 24 Jul 28 06:29:11 PM PDT 24 127904015 ps
T467 /workspace/coverage/default/41.sram_ctrl_multiple_keys.3252500354 Jul 28 06:36:08 PM PDT 24 Jul 28 06:58:08 PM PDT 24 2622878115 ps
T468 /workspace/coverage/default/12.sram_ctrl_executable.1778778204 Jul 28 06:27:37 PM PDT 24 Jul 28 06:46:17 PM PDT 24 9453086489 ps
T469 /workspace/coverage/default/43.sram_ctrl_lc_escalation.4029589235 Jul 28 06:36:50 PM PDT 24 Jul 28 06:36:58 PM PDT 24 1295811456 ps
T470 /workspace/coverage/default/14.sram_ctrl_mem_partial_access.2931724436 Jul 28 06:28:29 PM PDT 24 Jul 28 06:28:32 PM PDT 24 443755428 ps
T471 /workspace/coverage/default/47.sram_ctrl_executable.3835186392 Jul 28 06:37:57 PM PDT 24 Jul 28 06:40:52 PM PDT 24 14768849230 ps
T472 /workspace/coverage/default/44.sram_ctrl_mem_partial_access.2160930765 Jul 28 06:37:10 PM PDT 24 Jul 28 06:37:13 PM PDT 24 106238720 ps
T473 /workspace/coverage/default/0.sram_ctrl_executable.3176860568 Jul 28 06:24:30 PM PDT 24 Jul 28 06:32:03 PM PDT 24 8432757444 ps
T474 /workspace/coverage/default/19.sram_ctrl_throughput_w_partial_write.1415446960 Jul 28 06:30:01 PM PDT 24 Jul 28 06:30:24 PM PDT 24 335512759 ps
T475 /workspace/coverage/default/38.sram_ctrl_lc_escalation.3219285691 Jul 28 06:35:27 PM PDT 24 Jul 28 06:35:32 PM PDT 24 1723634035 ps
T476 /workspace/coverage/default/29.sram_ctrl_max_throughput.1293651468 Jul 28 06:32:37 PM PDT 24 Jul 28 06:32:49 PM PDT 24 352540601 ps
T477 /workspace/coverage/default/10.sram_ctrl_ram_cfg.1289366597 Jul 28 06:27:02 PM PDT 24 Jul 28 06:27:03 PM PDT 24 27041161 ps
T478 /workspace/coverage/default/12.sram_ctrl_mem_walk.3549307741 Jul 28 06:27:43 PM PDT 24 Jul 28 06:27:49 PM PDT 24 383499798 ps
T479 /workspace/coverage/default/41.sram_ctrl_stress_all_with_rand_reset.911310899 Jul 28 06:36:15 PM PDT 24 Jul 28 06:53:03 PM PDT 24 19170428616 ps
T480 /workspace/coverage/default/37.sram_ctrl_mem_walk.732379103 Jul 28 06:35:20 PM PDT 24 Jul 28 06:35:26 PM PDT 24 666977129 ps
T481 /workspace/coverage/default/31.sram_ctrl_executable.1569598271 Jul 28 06:33:22 PM PDT 24 Jul 28 06:37:41 PM PDT 24 14351187023 ps
T482 /workspace/coverage/default/45.sram_ctrl_alert_test.4117347876 Jul 28 06:37:34 PM PDT 24 Jul 28 06:37:35 PM PDT 24 15539041 ps
T483 /workspace/coverage/default/40.sram_ctrl_ram_cfg.523033343 Jul 28 06:36:03 PM PDT 24 Jul 28 06:36:04 PM PDT 24 30671217 ps
T484 /workspace/coverage/default/23.sram_ctrl_alert_test.3723537327 Jul 28 06:31:15 PM PDT 24 Jul 28 06:31:15 PM PDT 24 12320337 ps
T124 /workspace/coverage/default/46.sram_ctrl_stress_all_with_rand_reset.2883475291 Jul 28 06:37:46 PM PDT 24 Jul 28 06:38:16 PM PDT 24 6341181502 ps
T485 /workspace/coverage/default/2.sram_ctrl_ram_cfg.1911417760 Jul 28 06:25:01 PM PDT 24 Jul 28 06:25:02 PM PDT 24 297680218 ps
T486 /workspace/coverage/default/45.sram_ctrl_ram_cfg.1873893886 Jul 28 06:37:28 PM PDT 24 Jul 28 06:37:29 PM PDT 24 47507033 ps
T487 /workspace/coverage/default/12.sram_ctrl_ram_cfg.3129968880 Jul 28 06:27:44 PM PDT 24 Jul 28 06:27:45 PM PDT 24 27473745 ps
T488 /workspace/coverage/default/15.sram_ctrl_smoke.1552216220 Jul 28 06:28:30 PM PDT 24 Jul 28 06:28:39 PM PDT 24 434916923 ps
T489 /workspace/coverage/default/14.sram_ctrl_mem_walk.1046332812 Jul 28 06:28:24 PM PDT 24 Jul 28 06:28:35 PM PDT 24 443198224 ps
T490 /workspace/coverage/default/21.sram_ctrl_access_during_key_req.2690658578 Jul 28 06:30:29 PM PDT 24 Jul 28 06:42:52 PM PDT 24 3011126012 ps
T491 /workspace/coverage/default/16.sram_ctrl_partial_access_b2b.1826575946 Jul 28 06:29:07 PM PDT 24 Jul 28 06:35:32 PM PDT 24 21324319126 ps
T492 /workspace/coverage/default/27.sram_ctrl_bijection.122317825 Jul 28 06:32:04 PM PDT 24 Jul 28 06:33:07 PM PDT 24 2153622706 ps
T493 /workspace/coverage/default/28.sram_ctrl_alert_test.3560610550 Jul 28 06:32:31 PM PDT 24 Jul 28 06:32:32 PM PDT 24 14413455 ps
T494 /workspace/coverage/default/28.sram_ctrl_access_during_key_req.2498328074 Jul 28 06:32:25 PM PDT 24 Jul 28 06:39:19 PM PDT 24 1746473489 ps
T495 /workspace/coverage/default/16.sram_ctrl_lc_escalation.932617725 Jul 28 06:29:02 PM PDT 24 Jul 28 06:29:05 PM PDT 24 460404067 ps
T496 /workspace/coverage/default/34.sram_ctrl_lc_escalation.4275766388 Jul 28 06:34:18 PM PDT 24 Jul 28 06:34:23 PM PDT 24 1593884725 ps
T497 /workspace/coverage/default/10.sram_ctrl_stress_pipeline.3952188509 Jul 28 06:26:50 PM PDT 24 Jul 28 06:29:34 PM PDT 24 1719211309 ps
T498 /workspace/coverage/default/19.sram_ctrl_max_throughput.2839109265 Jul 28 06:29:52 PM PDT 24 Jul 28 06:30:35 PM PDT 24 188877398 ps
T499 /workspace/coverage/default/8.sram_ctrl_partial_access.3941610562 Jul 28 06:26:16 PM PDT 24 Jul 28 06:28:10 PM PDT 24 720775413 ps
T500 /workspace/coverage/default/19.sram_ctrl_access_during_key_req.4031365494 Jul 28 06:30:02 PM PDT 24 Jul 28 06:50:01 PM PDT 24 7962173973 ps
T501 /workspace/coverage/default/34.sram_ctrl_throughput_w_partial_write.2591068118 Jul 28 06:34:19 PM PDT 24 Jul 28 06:35:56 PM PDT 24 142324629 ps
T502 /workspace/coverage/default/42.sram_ctrl_mem_walk.765138072 Jul 28 06:36:34 PM PDT 24 Jul 28 06:36:42 PM PDT 24 681788094 ps
T503 /workspace/coverage/default/41.sram_ctrl_stress_pipeline.1520425062 Jul 28 06:36:11 PM PDT 24 Jul 28 06:39:10 PM PDT 24 2259543899 ps
T504 /workspace/coverage/default/31.sram_ctrl_smoke.2232374216 Jul 28 06:33:14 PM PDT 24 Jul 28 06:33:33 PM PDT 24 1002681340 ps
T505 /workspace/coverage/default/37.sram_ctrl_throughput_w_partial_write.3201973653 Jul 28 06:35:10 PM PDT 24 Jul 28 06:36:28 PM PDT 24 534451733 ps
T506 /workspace/coverage/default/29.sram_ctrl_executable.3483381464 Jul 28 06:32:37 PM PDT 24 Jul 28 06:37:02 PM PDT 24 4350334130 ps
T507 /workspace/coverage/default/9.sram_ctrl_throughput_w_partial_write.2878068041 Jul 28 06:26:37 PM PDT 24 Jul 28 06:29:07 PM PDT 24 613864292 ps
T508 /workspace/coverage/default/29.sram_ctrl_regwen.481334026 Jul 28 06:32:36 PM PDT 24 Jul 28 06:36:08 PM PDT 24 13548604241 ps
T509 /workspace/coverage/default/15.sram_ctrl_stress_pipeline.120291130 Jul 28 06:28:38 PM PDT 24 Jul 28 06:34:29 PM PDT 24 3814823706 ps
T510 /workspace/coverage/default/29.sram_ctrl_stress_all_with_rand_reset.3602111856 Jul 28 06:32:51 PM PDT 24 Jul 28 06:33:09 PM PDT 24 1231942822 ps
T511 /workspace/coverage/default/27.sram_ctrl_throughput_w_partial_write.407679447 Jul 28 06:32:02 PM PDT 24 Jul 28 06:32:09 PM PDT 24 244606885 ps
T512 /workspace/coverage/default/41.sram_ctrl_executable.3266662665 Jul 28 06:36:15 PM PDT 24 Jul 28 06:45:17 PM PDT 24 38080869352 ps
T513 /workspace/coverage/default/1.sram_ctrl_mem_walk.2382209903 Jul 28 06:24:45 PM PDT 24 Jul 28 06:24:52 PM PDT 24 3305032133 ps
T514 /workspace/coverage/default/40.sram_ctrl_executable.403869543 Jul 28 06:35:58 PM PDT 24 Jul 28 06:42:03 PM PDT 24 6038492923 ps
T515 /workspace/coverage/default/33.sram_ctrl_multiple_keys.2122879861 Jul 28 06:33:57 PM PDT 24 Jul 28 06:45:15 PM PDT 24 15425294735 ps
T516 /workspace/coverage/default/1.sram_ctrl_stress_pipeline.1228955136 Jul 28 06:24:39 PM PDT 24 Jul 28 06:30:52 PM PDT 24 7751131519 ps
T517 /workspace/coverage/default/31.sram_ctrl_max_throughput.3815537995 Jul 28 06:33:24 PM PDT 24 Jul 28 06:33:28 PM PDT 24 87539215 ps
T518 /workspace/coverage/default/19.sram_ctrl_stress_all_with_rand_reset.2277740947 Jul 28 06:30:09 PM PDT 24 Jul 28 06:40:55 PM PDT 24 7781515760 ps
T519 /workspace/coverage/default/42.sram_ctrl_stress_all.295295024 Jul 28 06:36:37 PM PDT 24 Jul 28 06:58:14 PM PDT 24 33765903258 ps
T520 /workspace/coverage/default/23.sram_ctrl_regwen.2229868834 Jul 28 06:31:03 PM PDT 24 Jul 28 06:42:33 PM PDT 24 31227365865 ps
T521 /workspace/coverage/default/33.sram_ctrl_bijection.2798353684 Jul 28 06:33:53 PM PDT 24 Jul 28 06:34:45 PM PDT 24 3054163939 ps
T522 /workspace/coverage/default/20.sram_ctrl_regwen.487057844 Jul 28 06:30:12 PM PDT 24 Jul 28 06:43:46 PM PDT 24 6684650957 ps
T523 /workspace/coverage/default/1.sram_ctrl_lc_escalation.1854096616 Jul 28 06:24:40 PM PDT 24 Jul 28 06:24:43 PM PDT 24 318423355 ps
T524 /workspace/coverage/default/29.sram_ctrl_partial_access_b2b.3614781765 Jul 28 06:32:38 PM PDT 24 Jul 28 06:36:58 PM PDT 24 9883371186 ps
T525 /workspace/coverage/default/17.sram_ctrl_mem_walk.1691454989 Jul 28 06:29:25 PM PDT 24 Jul 28 06:29:33 PM PDT 24 520618758 ps
T526 /workspace/coverage/default/4.sram_ctrl_stress_all.2699599845 Jul 28 06:25:31 PM PDT 24 Jul 28 06:45:58 PM PDT 24 23527613988 ps
T527 /workspace/coverage/default/17.sram_ctrl_throughput_w_partial_write.3708898849 Jul 28 06:29:18 PM PDT 24 Jul 28 06:29:27 PM PDT 24 66214956 ps
T528 /workspace/coverage/default/16.sram_ctrl_stress_all_with_rand_reset.1073715936 Jul 28 06:29:09 PM PDT 24 Jul 28 06:30:17 PM PDT 24 2133125632 ps
T529 /workspace/coverage/default/46.sram_ctrl_access_during_key_req.1356333232 Jul 28 06:37:41 PM PDT 24 Jul 28 06:48:32 PM PDT 24 12466289959 ps
T530 /workspace/coverage/default/18.sram_ctrl_max_throughput.79120353 Jul 28 06:29:38 PM PDT 24 Jul 28 06:29:41 PM PDT 24 52596316 ps
T531 /workspace/coverage/default/18.sram_ctrl_mem_walk.977906644 Jul 28 06:29:42 PM PDT 24 Jul 28 06:29:48 PM PDT 24 345947124 ps
T532 /workspace/coverage/default/22.sram_ctrl_smoke.1548932723 Jul 28 06:30:40 PM PDT 24 Jul 28 06:30:42 PM PDT 24 60180311 ps
T533 /workspace/coverage/default/19.sram_ctrl_partial_access_b2b.188631872 Jul 28 06:29:55 PM PDT 24 Jul 28 06:33:34 PM PDT 24 32515905684 ps
T534 /workspace/coverage/default/36.sram_ctrl_max_throughput.1868257120 Jul 28 06:34:55 PM PDT 24 Jul 28 06:34:56 PM PDT 24 144013309 ps
T535 /workspace/coverage/default/10.sram_ctrl_alert_test.456462547 Jul 28 06:27:01 PM PDT 24 Jul 28 06:27:02 PM PDT 24 21271126 ps
T536 /workspace/coverage/default/49.sram_ctrl_alert_test.1299218035 Jul 28 06:38:40 PM PDT 24 Jul 28 06:38:40 PM PDT 24 13311685 ps
T537 /workspace/coverage/default/33.sram_ctrl_partial_access_b2b.3727052134 Jul 28 06:33:51 PM PDT 24 Jul 28 06:42:38 PM PDT 24 78344850041 ps
T538 /workspace/coverage/default/10.sram_ctrl_partial_access.2086159929 Jul 28 06:26:50 PM PDT 24 Jul 28 06:27:06 PM PDT 24 812119234 ps
T539 /workspace/coverage/default/1.sram_ctrl_executable.1098575925 Jul 28 06:24:41 PM PDT 24 Jul 28 06:48:11 PM PDT 24 3910085611 ps
T540 /workspace/coverage/default/12.sram_ctrl_multiple_keys.2643602917 Jul 28 06:27:26 PM PDT 24 Jul 28 06:30:05 PM PDT 24 2404044940 ps
T541 /workspace/coverage/default/14.sram_ctrl_smoke.1521455041 Jul 28 06:28:12 PM PDT 24 Jul 28 06:28:18 PM PDT 24 206335596 ps
T542 /workspace/coverage/default/13.sram_ctrl_multiple_keys.788077715 Jul 28 06:27:48 PM PDT 24 Jul 28 06:30:19 PM PDT 24 578103199 ps
T543 /workspace/coverage/default/14.sram_ctrl_lc_escalation.4004271894 Jul 28 06:28:22 PM PDT 24 Jul 28 06:28:27 PM PDT 24 1438563274 ps
T544 /workspace/coverage/default/23.sram_ctrl_smoke.666621933 Jul 28 06:30:53 PM PDT 24 Jul 28 06:31:07 PM PDT 24 1560262377 ps
T545 /workspace/coverage/default/18.sram_ctrl_smoke.2565453900 Jul 28 06:29:30 PM PDT 24 Jul 28 06:29:34 PM PDT 24 566353829 ps
0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%