Unified Coverage Report :: Module Instance :: tb.dut.u_sysrst_ctrl_keyintr.gen_keyfsm[1].u_sysrst_ctrl_detect_l2h

Module Instance : tb.dut.u_sysrst_ctrl_keyintr.gen_keyfsm[1].u_sysrst_ctrl_detect_l2h

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
98.10	100.00	90.48		100.00	100.00	100.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
98.10	100.00	90.48		100.00	100.00	100.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
100.00	100.00	100.00					u_sysrst_ctrl_keyintr

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

Module Instance : tb.dut.u_sysrst_ctrl_keyintr.gen_keyfsm[1].u_sysrst_ctrl_detect_h2l

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
98.10	100.00	90.48		100.00	100.00	100.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
98.10	100.00	90.48		100.00	100.00	100.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
100.00	100.00	100.00					u_sysrst_ctrl_keyintr

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

Module Instance : tb.dut.u_sysrst_ctrl_keyintr.gen_keyfsm[2].u_sysrst_ctrl_detect_l2h

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
98.10	100.00	90.48		100.00	100.00	100.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
98.10	100.00	90.48		100.00	100.00	100.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
100.00	100.00	100.00					u_sysrst_ctrl_keyintr

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

Module Instance : tb.dut.u_sysrst_ctrl_keyintr.gen_keyfsm[2].u_sysrst_ctrl_detect_h2l

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
98.10	100.00	90.48		100.00	100.00	100.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
98.10	100.00	90.48		100.00	100.00	100.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
100.00	100.00	100.00					u_sysrst_ctrl_keyintr

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

Module Instance : tb.dut.u_sysrst_ctrl_keyintr.gen_keyfsm[3].u_sysrst_ctrl_detect_l2h

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
98.10	100.00	90.48		100.00	100.00	100.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
98.10	100.00	90.48		100.00	100.00	100.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
100.00	100.00	100.00					u_sysrst_ctrl_keyintr

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

Module Instance : tb.dut.u_sysrst_ctrl_keyintr.gen_keyfsm[3].u_sysrst_ctrl_detect_h2l

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
90.69	95.65	85.71		83.33	95.00	93.75

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
90.69	95.65	85.71		83.33	95.00	93.75

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
100.00	100.00	100.00					u_sysrst_ctrl_keyintr

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

Line Coverage for Instance : tb.dut.u_sysrst_ctrl_keyintr.gen_keyfsm[1].u_sysrst_ctrl_detect_l2h

	Line No.	Total	Covered	Percent
TOTAL		46	46	100.00
CONT_ASSIGN	60	1	1	100.00
ALWAYS	69	3	3	100.00
CONT_ASSIGN	76	1	1	100.00
CONT_ASSIGN	92	1	1	100.00
CONT_ASSIGN	99	1	1	100.00
CONT_ASSIGN	101	1	1	100.00
ALWAYS	104	3	3	100.00
ALWAYS	125	32	32	100.00
ALWAYS	219	3	3	100.00

WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_ip_sysrst_ctrl_1.0/rtl/sysrst_ctrl_detect.sv' or '../src/lowrisc_ip_sysrst_ctrl_1.0/rtl/sysrst_ctrl_detect.sv' was not found, so annotated line coverage report could not be generated.

Line No.	Covered	Statements
60	1	1
69	1	1
70	1	1
72	1	1
76	1	1
92	1	1
99	1	1
101	1	1
104	1	1
105	1	1
107	1	1
125	1	1
128	1	1
129	1	1
132	1	1
133	1	1
138	1	1
140	1	1
147	1	1
148	1	1
149	1	1
			MISSING_ELSE
160	1	1
162	1	1
163	1	1
164	1	1
165	1	1
166	1	1
167	1	1
168	1	1
170	1	1
			MISSING_ELSE
181	1	1
182	1	1
185	1	1
186	1	1
187	1	1
190	1	1
191	1	1
192	1	1
193	1	1
194	1	1
			==> MISSING_ELSE
205	1	1
206	1	1
209	1	1
			Exclude Annotation: VC_COV_UNR
219	1	1
220	1	1
222	1	1

---

Cond Coverage for Instance : tb.dut.u_sysrst_ctrl_keyintr.gen_keyfsm[1].u_sysrst_ctrl_detect_l2h

	Total	Covered	Percent
Conditions	21	19	90.48
Logical	21	19	90.48
Non-Logical	0	0
Event	0	0

 LINE       60
 EXPRESSION (trigger_i == 1'b1)
            ---------1---------

-1-	Status	Tests
0	Covered	T36,T12,T25
1	Covered	T36,T12,T25

 LINE       76
 EXPRESSION (trigger_active & ((~gen_trigger_event_edge.trigger_active_q)))
             -------1------   ----------------------2---------------------

-1-	-2-	Status	Tests
0	1	Covered	T36,T12,T25
1	0	Covered	T12,T25,T26
1	1	Covered	T36,T12,T25

 LINE       92
 EXPRESSION (cnt_clr ? '0 : (cnt_en ? ((cnt_q + 1'b1)) : cnt_q))
             ---1---

-1-	Status	Tests
0	Covered	T36,T12,T25
1	Covered	T15,T16,T53

 LINE       92
 SUB-EXPRESSION (cnt_en ? ((cnt_q + 1'b1)) : cnt_q)
                 ---1--

-1-	Status	Tests	Exclude Annotation
0	Excluded	T36,T12,T25	VC_COV_UNR
1	Covered	T15,T16,T53

 LINE       99
 EXPRESSION (thresh_sel ? (16'(cfg_detect_timer_i)) : (16'(cfg_debounce_timer_i)))
             -----1----

-1-	Status	Tests
0	Covered	T36,T12,T25
1	Covered	T15,T16,T53

 LINE       147
 EXPRESSION (trigger_event && cfg_enable_i)
             ------1------    ------2-----

-1-	-2-	Status	Tests
0	1	Covered	T15,T16,T53
1	0	Covered	T36,T12,T25
1	1	Covered	T15,T16,T53

 LINE       185
 EXPRESSION (((!cfg_enable_i)) || ((!trigger_active)))
             --------1--------    ---------2---------

-1-	-2-	Status	Tests
0	0	Covered	T15,T16,T53
0	1	Covered	T92
1	0	Not Covered

 LINE       205
 EXPRESSION (((!cfg_enable_i)) || (((!trigger_active)) && ((!Sticky))))
             --------1--------    ------------------2-----------------

-1-	-2-	Status	Tests
0	0	Covered	T15,T16,T53
0	1	Covered	T15,T16,T53
1	0	Not Covered

 LINE       205
 SUB-EXPRESSION (((!trigger_active)) && ((!Sticky)))
                 ---------1---------    -----2-----

-1-	-2-	Status	Tests
0	-	Covered	T15,T16,T53
1	-	Covered	T15,T16,T53

---

FSM Coverage for Instance : tb.dut.u_sysrst_ctrl_keyintr.gen_keyfsm[1].u_sysrst_ctrl_detect_l2h

Summary for FSM :: state_q

	Total	Covered	Percent
States	4	4	100.00	(Not included in score)
Transitions	6	6	100.00
Sequences	0	0

State, Transition and Sequence Details for FSM :: state_q

---

states	Line No.	Covered	Tests
DebounceSt	148	Covered	T1
DetectSt	168	Covered	T1
IdleSt	163	Covered	T1
StableSt	191	Covered	T1

transitions	Line No.	Covered	Tests
DebounceSt->DetectSt	168	Covered	T1
DebounceSt->IdleSt	163	Covered	T1
DetectSt->IdleSt	186	Covered	T1
DetectSt->StableSt	191	Covered	T1
IdleSt->DebounceSt	148	Covered	T1
StableSt->IdleSt	206	Covered	T1

---

Branch Coverage for Instance : tb.dut.u_sysrst_ctrl_keyintr.gen_keyfsm[1].u_sysrst_ctrl_detect_l2h

	Line No.	Total	Covered	Percent
Branches		20	20	100.00
TERNARY	92	2	2	100.00
TERNARY	99	2	2	100.00
IF	104	2	2	100.00
CASE	140	10	10	100.00
IF	219	2	2	100.00
IF	69	2	2	100.00

WARNING: The source file /workspace/default/sim-vcs/../src/lowrisc_ip_sysrst_ctrl_1.0/rtl/sysrst_ctrl_detect.sv' or '../src/lowrisc_ip_sysrst_ctrl_1.0/rtl/sysrst_ctrl_detect.sv was not found/opened, so annotated branch coverage report could not be generated.

	LineNo.	Expression
-1-:	92	(cnt_clr) ? 
-2-:	92	(cnt_en) ? 

Branches:

-1-	-2-	Status	Tests	Exclude Annotation
1	-	Covered	T15,T16,T53
0	1	Covered	T15,T16,T53
0	0	Excluded	T36,T12,T25	VC_COV_UNR

	LineNo.	Expression
-1-:	99	(thresh_sel) ? 

Branches:

-1-	Status	Tests
1	Covered	T15,T16,T53
0	Covered	T36,T12,T25

	LineNo.	Expression
-1-:	104	if ((!rst_ni))

Branches:

-1-	Status	Tests
1	Covered	T36,T12,T25
0	Covered	T36,T12,T25

	LineNo.	Expression
-1-:	140	case (state_q)
-2-:	147	if ((trigger_event && cfg_enable_i))
-3-:	162	if ((!cfg_enable_i))
-4-:	165	if (cnt_done)
-5-:	167	if (trigger_active)
-6-:	185	if (((!cfg_enable_i) || (!trigger_active)))
-7-:	190	if (cnt_done)
-8-:	205	if (((!cfg_enable_i) || ((!trigger_active) && (!Sticky))))

Branches:

-1-	-2-	-3-	-4-	-5-	-6-	-7-	-8-	Status	Tests	Exclude Annotation
IdleSt	1	-	-	-	-	-	-	Covered	T15,T16,T53
IdleSt	0	-	-	-	-	-	-	Covered	T36,T12,T25
DebounceSt	-	1	-	-	-	-	-	Covered	T85,T86
DebounceSt	-	0	1	1	-	-	-	Covered	T15,T16,T53
DebounceSt	-	0	1	0	-	-	-	Covered	T177
DebounceSt	-	0	0	-	-	-	-	Covered	T15,T16,T53
DetectSt	-	-	-	-	1	-	-	Covered	T92
DetectSt	-	-	-	-	0	1	-	Covered	T15,T16,T53
DetectSt	-	-	-	-	0	0	-	Excluded		VC_COV_UNR
StableSt	-	-	-	-	-	-	1	Covered	T15,T16,T53
StableSt	-	-	-	-	-	-	0	Covered	T15,T16,T53
default	-	-	-	-	-	-	-	Excluded		VC_COV_UNR

	LineNo.	Expression
-1-:	219	if ((!rst_ni))

Branches:

-1-	Status	Tests
1	Covered	T36,T12,T25
0	Covered	T36,T12,T25

	LineNo.	Expression
-1-:	69	if ((!rst_ni))

Branches:

-1-	Status	Tests
1	Covered	T36,T12,T25
0	Covered	T36,T12,T25

---

Assert Coverage for Instance : tb.dut.u_sysrst_ctrl_keyintr.gen_keyfsm[1].u_sysrst_ctrl_detect_l2h

	Total	Attempted	Percent	Succeeded/Matched	Percent
Assertions	15	15	100.00	15	100.00
Cover properties	0	0		0
Cover sequences	0	0		0
Total	15	15	100.00	15	100.00

---

Assertion Details

Name	Attempts	Real Successes	Failures	Incomplete
CntClr_A	8819542	115	0	0
CntIncr_A	8819542	8198	0	0
CntNoWrap_A	8819542	8158727	0	0
DetectStDropOut_A	8819542	1	0	0
DetectedOut_A	8819542	3653	0	0
DetectedPulseOut_A	8819542	55	0	0
DisabledIdleSt_A	8819542	8014364	0	0
DisabledNoDetection_A	8819542	8016577	0	0
EnterDebounceSt_A	8819542	59	0	0
EnterDetectSt_A	8819542	56	0	0
EnterStableSt_A	8819542	55	0	0
PulseIsPulse_A	8819542	55	0	0
StayInStableSt	8819542	3571	0	0
gen_high_level_sva.HighLevelEvent_A	8819542	8161124	0	0
gen_not_sticky_sva.StableStDropOut_A	8819542	28	0	0

CntClr_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	8819542	115	0	0
T15	2755	2	0	0
T16	10070	4	0	0
T17	2061	0	0	0
T48	0	4	0	0
T53	0	4	0	0
T54	0	2	0	0
T55	5266	0	0	0
T70	662	0	0	0
T71	696	0	0	0
T72	416	0	0	0
T73	794	0	0	0
T88	0	2	0	0
T92	0	2	0	0
T162	0	2	0	0
T171	0	2	0	0
T172	510	0	0	0
T173	494	0	0	0
T178	0	2	0	0

CntIncr_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	8819542	8198	0	0
T15	2755	50	0	0
T16	10070	148	0	0
T17	2061	0	0	0
T48	0	182	0	0
T53	0	140	0	0
T54	0	39	0	0
T55	5266	0	0	0
T70	662	0	0	0
T71	696	0	0	0
T72	416	0	0	0
T73	794	0	0	0
T88	0	34	0	0
T92	0	45	0	0
T162	0	93	0	0
T171	0	45	0	0
T172	510	0	0	0
T173	494	0	0	0
T178	0	67	0	0

CntNoWrap_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	8819542	8158727	0	0
T12	185966	181124	0	0
T25	502	101	0	0
T26	701	300	0	0
T27	522	121	0	0
T28	999	598	0	0
T29	449	48	0	0
T30	452	51	0	0
T31	521	120	0	0
T32	630	229	0	0
T36	402	1	0	0

DetectStDropOut_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	8819542	1	0	0
T92	844	1	0	0
T166	55751	0	0	0
T178	12353	0	0	0
T179	1659	0	0	0
T180	16640	0	0	0
T181	516	0	0	0
T182	1415	0	0	0
T183	433	0	0	0
T184	422	0	0	0
T185	423	0	0	0

DetectedOut_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	8819542	3653	0	0
T15	2755	18	0	0
T16	10070	48	0	0
T17	2061	0	0	0
T48	0	167	0	0
T53	0	85	0	0
T54	0	37	0	0
T55	5266	0	0	0
T70	662	0	0	0
T71	696	0	0	0
T72	416	0	0	0
T73	794	0	0	0
T88	0	100	0	0
T93	0	99	0	0
T162	0	39	0	0
T171	0	45	0	0
T172	510	0	0	0
T173	494	0	0	0
T178	0	37	0	0

DetectedPulseOut_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	8819542	55	0	0
T15	2755	1	0	0
T16	10070	2	0	0
T17	2061	0	0	0
T48	0	2	0	0
T53	0	2	0	0
T54	0	1	0	0
T55	5266	0	0	0
T70	662	0	0	0
T71	696	0	0	0
T72	416	0	0	0
T73	794	0	0	0
T88	0	1	0	0
T93	0	2	0	0
T162	0	1	0	0
T171	0	1	0	0
T172	510	0	0	0
T173	494	0	0	0
T178	0	1	0	0

DisabledIdleSt_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	8819542	8014364	0	0
T12	185966	181124	0	0
T25	502	101	0	0
T26	701	300	0	0
T27	522	121	0	0
T28	999	598	0	0
T29	449	48	0	0
T30	452	51	0	0
T31	521	120	0	0
T32	630	229	0	0
T36	402	1	0	0

DisabledNoDetection_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	8819542	8016577	0	0
T12	185966	181138	0	0
T25	502	102	0	0
T26	701	301	0	0
T27	522	122	0	0
T28	999	599	0	0
T29	449	49	0	0
T30	452	52	0	0
T31	521	121	0	0
T32	630	230	0	0
T36	402	2	0	0

EnterDebounceSt_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	8819542	59	0	0
T15	2755	1	0	0
T16	10070	2	0	0
T17	2061	0	0	0
T48	0	2	0	0
T53	0	2	0	0
T54	0	1	0	0
T55	5266	0	0	0
T70	662	0	0	0
T71	696	0	0	0
T72	416	0	0	0
T73	794	0	0	0
T88	0	1	0	0
T92	0	1	0	0
T162	0	1	0	0
T171	0	1	0	0
T172	510	0	0	0
T173	494	0	0	0
T178	0	1	0	0

EnterDetectSt_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	8819542	56	0	0
T15	2755	1	0	0
T16	10070	2	0	0
T17	2061	0	0	0
T48	0	2	0	0
T53	0	2	0	0
T54	0	1	0	0
T55	5266	0	0	0
T70	662	0	0	0
T71	696	0	0	0
T72	416	0	0	0
T73	794	0	0	0
T88	0	1	0	0
T92	0	1	0	0
T162	0	1	0	0
T171	0	1	0	0
T172	510	0	0	0
T173	494	0	0	0
T178	0	1	0	0

EnterStableSt_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	8819542	55	0	0
T15	2755	1	0	0
T16	10070	2	0	0
T17	2061	0	0	0
T48	0	2	0	0
T53	0	2	0	0
T54	0	1	0	0
T55	5266	0	0	0
T70	662	0	0	0
T71	696	0	0	0
T72	416	0	0	0
T73	794	0	0	0
T88	0	1	0	0
T93	0	2	0	0
T162	0	1	0	0
T171	0	1	0	0
T172	510	0	0	0
T173	494	0	0	0
T178	0	1	0	0

PulseIsPulse_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	8819542	55	0	0
T15	2755	1	0	0
T16	10070	2	0	0
T17	2061	0	0	0
T48	0	2	0	0
T53	0	2	0	0
T54	0	1	0	0
T55	5266	0	0	0
T70	662	0	0	0
T71	696	0	0	0
T72	416	0	0	0
T73	794	0	0	0
T88	0	1	0	0
T93	0	2	0	0
T162	0	1	0	0
T171	0	1	0	0
T172	510	0	0	0
T173	494	0	0	0
T178	0	1	0	0

StayInStableSt

Name	Attempts	Real Successes	Failures	Incomplete
Total	8819542	3571	0	0
T15	2755	17	0	0
T16	10070	45	0	0
T17	2061	0	0	0
T48	0	164	0	0
T53	0	82	0	0
T54	0	36	0	0
T55	5266	0	0	0
T70	662	0	0	0
T71	696	0	0	0
T72	416	0	0	0
T73	794	0	0	0
T88	0	99	0	0
T93	0	96	0	0
T162	0	37	0	0
T171	0	43	0	0
T172	510	0	0	0
T173	494	0	0	0
T178	0	35	0	0

gen_high_level_sva.HighLevelEvent_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	8819542	8161124	0	0
T12	185966	181138	0	0
T25	502	102	0	0
T26	701	301	0	0
T27	522	122	0	0
T28	999	599	0	0
T29	449	49	0	0
T30	452	52	0	0
T31	521	121	0	0
T32	630	230	0	0
T36	402	2	0	0

gen_not_sticky_sva.StableStDropOut_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	8819542	28	0	0
T15	2755	1	0	0
T16	10070	1	0	0
T17	2061	0	0	0
T48	0	1	0	0
T53	0	1	0	0
T54	0	1	0	0
T55	5266	0	0	0
T70	662	0	0	0
T71	696	0	0	0
T72	416	0	0	0
T73	794	0	0	0
T88	0	1	0	0
T93	0	1	0	0
T153	0	3	0	0
T172	510	0	0	0
T173	494	0	0	0
T174	0	1	0	0
T186	0	2	0	0

Line Coverage for Instance : tb.dut.u_sysrst_ctrl_keyintr.gen_keyfsm[1].u_sysrst_ctrl_detect_h2l

	Line No.	Total	Covered	Percent
TOTAL		46	46	100.00
CONT_ASSIGN	58	1	1	100.00
ALWAYS	69	3	3	100.00
CONT_ASSIGN	76	1	1	100.00
CONT_ASSIGN	92	1	1	100.00
CONT_ASSIGN	99	1	1	100.00
CONT_ASSIGN	101	1	1	100.00
ALWAYS	104	3	3	100.00
ALWAYS	125	32	32	100.00
ALWAYS	219	3	3	100.00

WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_ip_sysrst_ctrl_1.0/rtl/sysrst_ctrl_detect.sv' or '../src/lowrisc_ip_sysrst_ctrl_1.0/rtl/sysrst_ctrl_detect.sv' was not found, so annotated line coverage report could not be generated.

Line No.	Covered	Statements
58	1	1
69	1	1
70	1	1
72	1	1
76	1	1
92	1	1
99	1	1
101	1	1
104	1	1
105	1	1
107	1	1
125	1	1
128	1	1
129	1	1
132	1	1
133	1	1
138	1	1
140	1	1
147	1	1
148	1	1
149	1	1
			MISSING_ELSE
160	1	1
162	1	1
163	1	1
164	1	1
165	1	1
166	1	1
167	1	1
168	1	1
170	1	1
			MISSING_ELSE
181	1	1
182	1	1
185	1	1
186	1	1
187	1	1
190	1	1
191	1	1
192	1	1
193	1	1
194	1	1
			==> MISSING_ELSE
205	1	1
206	1	1
209	1	1
			Exclude Annotation: VC_COV_UNR
219	1	1
220	1	1
222	1	1

---

Cond Coverage for Instance : tb.dut.u_sysrst_ctrl_keyintr.gen_keyfsm[1].u_sysrst_ctrl_detect_h2l

	Total	Covered	Percent
Conditions	21	19	90.48
Logical	21	19	90.48
Non-Logical	0	0
Event	0	0

 LINE       58
 EXPRESSION (trigger_i == 1'b0)
            ---------1---------

-1-	Status	Tests
0	Covered	T36,T12,T25
1	Covered	T36,T12,T25

 LINE       76
 EXPRESSION (trigger_active & ((~gen_trigger_event_edge.trigger_active_q)))
             -------1------   ----------------------2---------------------

-1-	-2-	Status	Tests
0	1	Covered	T12,T25,T26
1	0	Covered	T36,T12,T25
1	1	Covered	T36,T12,T25

 LINE       92
 EXPRESSION (cnt_clr ? '0 : (cnt_en ? ((cnt_q + 1'b1)) : cnt_q))
             ---1---

-1-	Status	Tests
0	Covered	T36,T12,T25
1	Covered	T12,T15,T17

 LINE       92
 SUB-EXPRESSION (cnt_en ? ((cnt_q + 1'b1)) : cnt_q)
                 ---1--

-1-	Status	Tests	Exclude Annotation
0	Excluded	T36,T12,T25	VC_COV_UNR
1	Covered	T12,T15,T17

 LINE       99
 EXPRESSION (thresh_sel ? (16'(cfg_detect_timer_i)) : (16'(cfg_debounce_timer_i)))
             -----1----

-1-	Status	Tests
0	Covered	T36,T12,T25
1	Covered	T12,T15,T17

 LINE       147
 EXPRESSION (trigger_event && cfg_enable_i)
             ------1------    ------2-----

-1-	-2-	Status	Tests
0	1	Covered	T12,T15,T17
1	0	Covered	T12,T25,T27
1	1	Covered	T12,T15,T17

 LINE       185
 EXPRESSION (((!cfg_enable_i)) || ((!trigger_active)))
             --------1--------    ---------2---------

-1-	-2-	Status	Tests
0	0	Covered	T12,T15,T17
0	1	Covered	T12,T88,T178
1	0	Not Covered

 LINE       205
 EXPRESSION (((!cfg_enable_i)) || (((!trigger_active)) && ((!Sticky))))
             --------1--------    ------------------2-----------------

-1-	-2-	Status	Tests
0	0	Covered	T12,T15,T17
0	1	Covered	T12,T15,T17
1	0	Not Covered

 LINE       205
 SUB-EXPRESSION (((!trigger_active)) && ((!Sticky)))
                 ---------1---------    -----2-----

-1-	-2-	Status	Tests
0	-	Covered	T12,T15,T17
1	-	Covered	T12,T15,T17

---

FSM Coverage for Instance : tb.dut.u_sysrst_ctrl_keyintr.gen_keyfsm[1].u_sysrst_ctrl_detect_h2l

Summary for FSM :: state_q

	Total	Covered	Percent
States	4	4	100.00	(Not included in score)
Transitions	6	6	100.00
Sequences	0	0

State, Transition and Sequence Details for FSM :: state_q

---

states	Line No.	Covered	Tests
DebounceSt	148	Covered	T1
DetectSt	168	Covered	T1
IdleSt	163	Covered	T1
StableSt	191	Covered	T1

transitions	Line No.	Covered	Tests
DebounceSt->DetectSt	168	Covered	T1
DebounceSt->IdleSt	163	Covered	T1
DetectSt->IdleSt	186	Covered	T1
DetectSt->StableSt	191	Covered	T1
IdleSt->DebounceSt	148	Covered	T1
StableSt->IdleSt	206	Covered	T1

---

Branch Coverage for Instance : tb.dut.u_sysrst_ctrl_keyintr.gen_keyfsm[1].u_sysrst_ctrl_detect_h2l

	Line No.	Total	Covered	Percent
Branches		20	20	100.00
TERNARY	92	2	2	100.00
TERNARY	99	2	2	100.00
IF	104	2	2	100.00
CASE	140	10	10	100.00
IF	219	2	2	100.00
IF	69	2	2	100.00

WARNING: The source file /workspace/default/sim-vcs/../src/lowrisc_ip_sysrst_ctrl_1.0/rtl/sysrst_ctrl_detect.sv' or '../src/lowrisc_ip_sysrst_ctrl_1.0/rtl/sysrst_ctrl_detect.sv was not found/opened, so annotated branch coverage report could not be generated.

	LineNo.	Expression
-1-:	92	(cnt_clr) ? 
-2-:	92	(cnt_en) ? 

Branches:

-1-	-2-	Status	Tests	Exclude Annotation
1	-	Covered	T12,T15,T17
0	1	Covered	T12,T15,T17
0	0	Excluded	T36,T12,T25	VC_COV_UNR

	LineNo.	Expression
-1-:	99	(thresh_sel) ? 

Branches:

-1-	Status	Tests
1	Covered	T12,T15,T17
0	Covered	T36,T12,T25

	LineNo.	Expression
-1-:	104	if ((!rst_ni))

Branches:

-1-	Status	Tests
1	Covered	T36,T12,T25
0	Covered	T36,T12,T25

	LineNo.	Expression
-1-:	140	case (state_q)
-2-:	147	if ((trigger_event && cfg_enable_i))
-3-:	162	if ((!cfg_enable_i))
-4-:	165	if (cnt_done)
-5-:	167	if (trigger_active)
-6-:	185	if (((!cfg_enable_i) || (!trigger_active)))
-7-:	190	if (cnt_done)
-8-:	205	if (((!cfg_enable_i) || ((!trigger_active) && (!Sticky))))

Branches:

-1-	-2-	-3-	-4-	-5-	-6-	-7-	-8-	Status	Tests	Exclude Annotation
IdleSt	1	-	-	-	-	-	-	Covered	T12,T15,T17
IdleSt	0	-	-	-	-	-	-	Covered	T36,T12,T25
DebounceSt	-	1	-	-	-	-	-	Covered	T85,T86
DebounceSt	-	0	1	1	-	-	-	Covered	T12,T15,T17
DebounceSt	-	0	1	0	-	-	-	Covered	T168,T187
DebounceSt	-	0	0	-	-	-	-	Covered	T12,T15,T17
DetectSt	-	-	-	-	1	-	-	Covered	T12,T88,T178
DetectSt	-	-	-	-	0	1	-	Covered	T12,T15,T17
DetectSt	-	-	-	-	0	0	-	Excluded		VC_COV_UNR
StableSt	-	-	-	-	-	-	1	Covered	T12,T15,T17
StableSt	-	-	-	-	-	-	0	Covered	T12,T15,T17
default	-	-	-	-	-	-	-	Excluded		VC_COV_UNR

	LineNo.	Expression
-1-:	219	if ((!rst_ni))

Branches:

-1-	Status	Tests
1	Covered	T36,T12,T25
0	Covered	T36,T12,T25

	LineNo.	Expression
-1-:	69	if ((!rst_ni))

Branches:

-1-	Status	Tests
1	Covered	T36,T12,T25
0	Covered	T36,T12,T25

---

Assert Coverage for Instance : tb.dut.u_sysrst_ctrl_keyintr.gen_keyfsm[1].u_sysrst_ctrl_detect_h2l

	Total	Attempted	Percent	Succeeded/Matched	Percent
Assertions	16	16	100.00	16	100.00
Cover properties	0	0		0
Cover sequences	0	0		0
Total	16	16	100.00	16	100.00

---

Assertion Details

Name	Attempts	Real Successes	Failures	Incomplete
CntClr_A	8819542	191	0	0
CntIncr_A	8819542	197255	0	0
CntNoWrap_A	8819542	8158651	0	0
DetectStDropOut_A	8819542	6	0	0
DetectedOut_A	8819542	184793	0	0
DetectedPulseOut_A	8819542	87	0	0
DisabledIdleSt_A	8819542	7604169	0	0
DisabledNoDetection_A	8819542	7606381	0	0
EnterDebounceSt_A	8819542	98	0	0
EnterDetectSt_A	8819542	93	0	0
EnterStableSt_A	8819542	87	0	0
PulseIsPulse_A	8819542	87	0	0
StayInStableSt	8819542	184674	0	0
gen_edge_to_low_event_sva.EdgeToLowEvent_A	8819542	3104	0	0
gen_low_level_sva.LowLevelEvent_A	8819542	8161124	0	0
gen_not_sticky_sva.StableStDropOut_A	8819542	55	0	0

CntClr_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	8819542	191	0	0
T12	185966	6	0	0
T15	0	6	0	0
T17	0	2	0	0
T25	502	0	0	0
T26	701	0	0	0
T27	522	0	0	0
T28	999	0	0	0
T29	449	0	0	0
T30	452	0	0	0
T31	521	0	0	0
T32	630	0	0	0
T33	739	0	0	0
T45	0	2	0	0
T49	0	2	0	0
T54	0	4	0	0
T77	0	2	0	0
T88	0	4	0	0
T162	0	2	0	0
T171	0	2	0	0

CntIncr_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	8819542	197255	0	0
T12	185966	114	0	0
T15	0	177	0	0
T17	0	44	0	0
T25	502	0	0	0
T26	701	0	0	0
T27	522	0	0	0
T28	999	0	0	0
T29	449	0	0	0
T30	452	0	0	0
T31	521	0	0	0
T32	630	0	0	0
T33	739	0	0	0
T45	0	84	0	0
T49	0	94	0	0
T54	0	78	0	0
T77	0	51	0	0
T88	0	68	0	0
T162	0	93	0	0
T171	0	45	0	0

CntNoWrap_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	8819542	8158651	0	0
T12	185966	181118	0	0
T25	502	101	0	0
T26	701	300	0	0
T27	522	121	0	0
T28	999	598	0	0
T29	449	48	0	0
T30	452	51	0	0
T31	521	120	0	0
T32	630	229	0	0
T36	402	1	0	0

DetectStDropOut_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	8819542	6	0	0
T12	185966	1	0	0
T25	502	0	0	0
T26	701	0	0	0
T27	522	0	0	0
T28	999	0	0	0
T29	449	0	0	0
T30	452	0	0	0
T31	521	0	0	0
T32	630	0	0	0
T33	739	0	0	0
T82	0	1	0	0
T88	0	1	0	0
T178	0	1	0	0
T188	0	1	0	0
T189	0	1	0	0

DetectedOut_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	8819542	184793	0	0
T12	185966	57	0	0
T15	0	356	0	0
T17	0	29	0	0
T25	502	0	0	0
T26	701	0	0	0
T27	522	0	0	0
T28	999	0	0	0
T29	449	0	0	0
T30	452	0	0	0
T31	521	0	0	0
T32	630	0	0	0
T33	739	0	0	0
T45	0	162	0	0
T49	0	28	0	0
T54	0	255	0	0
T77	0	113	0	0
T88	0	42	0	0
T162	0	39	0	0
T171	0	36	0	0

DetectedPulseOut_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	8819542	87	0	0
T12	185966	2	0	0
T15	0	3	0	0
T17	0	1	0	0
T25	502	0	0	0
T26	701	0	0	0
T27	522	0	0	0
T28	999	0	0	0
T29	449	0	0	0
T30	452	0	0	0
T31	521	0	0	0
T32	630	0	0	0
T33	739	0	0	0
T45	0	1	0	0
T49	0	1	0	0
T54	0	2	0	0
T77	0	1	0	0
T88	0	1	0	0
T162	0	1	0	0
T171	0	1	0	0

DisabledIdleSt_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	8819542	7604169	0	0
T12	185966	180750	0	0
T25	502	101	0	0
T26	701	300	0	0
T27	522	121	0	0
T28	999	598	0	0
T29	449	48	0	0
T30	452	51	0	0
T31	521	120	0	0
T32	630	229	0	0
T36	402	1	0	0

DisabledNoDetection_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	8819542	7606381	0	0
T12	185966	180763	0	0
T25	502	102	0	0
T26	701	301	0	0
T27	522	122	0	0
T28	999	599	0	0
T29	449	49	0	0
T30	452	52	0	0
T31	521	121	0	0
T32	630	230	0	0
T36	402	2	0	0

EnterDebounceSt_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	8819542	98	0	0
T12	185966	3	0	0
T15	0	3	0	0
T17	0	1	0	0
T25	502	0	0	0
T26	701	0	0	0
T27	522	0	0	0
T28	999	0	0	0
T29	449	0	0	0
T30	452	0	0	0
T31	521	0	0	0
T32	630	0	0	0
T33	739	0	0	0
T45	0	1	0	0
T49	0	1	0	0
T54	0	2	0	0
T77	0	1	0	0
T88	0	2	0	0
T162	0	1	0	0
T171	0	1	0	0

EnterDetectSt_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	8819542	93	0	0
T12	185966	3	0	0
T15	0	3	0	0
T17	0	1	0	0
T25	502	0	0	0
T26	701	0	0	0
T27	522	0	0	0
T28	999	0	0	0
T29	449	0	0	0
T30	452	0	0	0
T31	521	0	0	0
T32	630	0	0	0
T33	739	0	0	0
T45	0	1	0	0
T49	0	1	0	0
T54	0	2	0	0
T77	0	1	0	0
T88	0	2	0	0
T162	0	1	0	0
T171	0	1	0	0

EnterStableSt_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	8819542	87	0	0
T12	185966	2	0	0
T15	0	3	0	0
T17	0	1	0	0
T25	502	0	0	0
T26	701	0	0	0
T27	522	0	0	0
T28	999	0	0	0
T29	449	0	0	0
T30	452	0	0	0
T31	521	0	0	0
T32	630	0	0	0
T33	739	0	0	0
T45	0	1	0	0
T49	0	1	0	0
T54	0	2	0	0
T77	0	1	0	0
T88	0	1	0	0
T162	0	1	0	0
T171	0	1	0	0

PulseIsPulse_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	8819542	87	0	0
T12	185966	2	0	0
T15	0	3	0	0
T17	0	1	0	0
T25	502	0	0	0
T26	701	0	0	0
T27	522	0	0	0
T28	999	0	0	0
T29	449	0	0	0
T30	452	0	0	0
T31	521	0	0	0
T32	630	0	0	0
T33	739	0	0	0
T45	0	1	0	0
T49	0	1	0	0
T54	0	2	0	0
T77	0	1	0	0
T88	0	1	0	0
T162	0	1	0	0
T171	0	1	0	0

StayInStableSt

Name	Attempts	Real Successes	Failures	Incomplete
Total	8819542	184674	0	0
T12	185966	54	0	0
T15	0	351	0	0
T17	0	28	0	0
T25	502	0	0	0
T26	701	0	0	0
T27	522	0	0	0
T28	999	0	0	0
T29	449	0	0	0
T30	452	0	0	0
T31	521	0	0	0
T32	630	0	0	0
T33	739	0	0	0
T45	0	160	0	0
T49	0	27	0	0
T54	0	252	0	0
T77	0	111	0	0
T88	0	40	0	0
T162	0	38	0	0
T171	0	35	0	0

gen_edge_to_low_event_sva.EdgeToLowEvent_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	8819542	3104	0	0
T12	185966	28	0	0
T13	0	1	0	0
T25	502	5	0	0
T26	701	0	0	0
T27	522	4	0	0
T28	999	5	0	0
T29	449	7	0	0
T30	452	7	0	0
T31	521	5	0	0
T32	630	0	0	0
T33	739	2	0	0
T102	0	4	0	0

gen_low_level_sva.LowLevelEvent_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	8819542	8161124	0	0
T12	185966	181138	0	0
T25	502	102	0	0
T26	701	301	0	0
T27	522	122	0	0
T28	999	599	0	0
T29	449	49	0	0
T30	452	52	0	0
T31	521	121	0	0
T32	630	230	0	0
T36	402	2	0	0

gen_not_sticky_sva.StableStDropOut_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	8819542	55	0	0
T12	185966	1	0	0
T15	0	1	0	0
T17	0	1	0	0
T25	502	0	0	0
T26	701	0	0	0
T27	522	0	0	0
T28	999	0	0	0
T29	449	0	0	0
T30	452	0	0	0
T31	521	0	0	0
T32	630	0	0	0
T33	739	0	0	0
T49	0	1	0	0
T54	0	1	0	0
T92	0	1	0	0
T162	0	1	0	0
T171	0	1	0	0
T190	0	1	0	0
T191	0	1	0	0

Line Coverage for Instance : tb.dut.u_sysrst_ctrl_keyintr.gen_keyfsm[2].u_sysrst_ctrl_detect_l2h

	Line No.	Total	Covered	Percent
TOTAL		46	46	100.00
CONT_ASSIGN	60	1	1	100.00
ALWAYS	69	3	3	100.00
CONT_ASSIGN	76	1	1	100.00
CONT_ASSIGN	92	1	1	100.00
CONT_ASSIGN	99	1	1	100.00
CONT_ASSIGN	101	1	1	100.00
ALWAYS	104	3	3	100.00
ALWAYS	125	32	32	100.00
ALWAYS	219	3	3	100.00

WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_ip_sysrst_ctrl_1.0/rtl/sysrst_ctrl_detect.sv' or '../src/lowrisc_ip_sysrst_ctrl_1.0/rtl/sysrst_ctrl_detect.sv' was not found, so annotated line coverage report could not be generated.

Line No.	Covered	Statements
60	1	1
69	1	1
70	1	1
72	1	1
76	1	1
92	1	1
99	1	1
101	1	1
104	1	1
105	1	1
107	1	1
125	1	1
128	1	1
129	1	1
132	1	1
133	1	1
138	1	1
140	1	1
147	1	1
148	1	1
149	1	1
			MISSING_ELSE
160	1	1
162	1	1
163	1	1
164	1	1
165	1	1
166	1	1
167	1	1
168	1	1
170	1	1
			MISSING_ELSE
181	1	1
182	1	1
185	1	1
186	1	1
187	1	1
190	1	1
191	1	1
192	1	1
193	1	1
194	1	1
			==> MISSING_ELSE
205	1	1
206	1	1
209	1	1
			Exclude Annotation: VC_COV_UNR
219	1	1
220	1	1
222	1	1

---

Cond Coverage for Instance : tb.dut.u_sysrst_ctrl_keyintr.gen_keyfsm[2].u_sysrst_ctrl_detect_l2h

	Total	Covered	Percent
Conditions	21	19	90.48
Logical	21	19	90.48
Non-Logical	0	0
Event	0	0

 LINE       60
 EXPRESSION (trigger_i == 1'b1)
            ---------1---------

-1-	Status	Tests
0	Covered	T36,T12,T25
1	Covered	T12,T25,T26

 LINE       76
 EXPRESSION (trigger_active & ((~gen_trigger_event_edge.trigger_active_q)))
             -------1------   ----------------------2---------------------

-1-	-2-	Status	Tests
0	1	Covered	T36,T12,T25
1	0	Covered	T12,T25,T26
1	1	Covered	T12,T25,T26

 LINE       92
 EXPRESSION (cnt_clr ? '0 : (cnt_en ? ((cnt_q + 1'b1)) : cnt_q))
             ---1---

-1-	Status	Tests
0	Covered	T36,T12,T25
1	Covered	T16,T53,T45

 LINE       92
 SUB-EXPRESSION (cnt_en ? ((cnt_q + 1'b1)) : cnt_q)
                 ---1--

-1-	Status	Tests	Exclude Annotation
0	Excluded	T36,T12,T25	VC_COV_UNR
1	Covered	T16,T53,T45

 LINE       99
 EXPRESSION (thresh_sel ? (16'(cfg_detect_timer_i)) : (16'(cfg_debounce_timer_i)))
             -----1----

-1-	Status	Tests
0	Covered	T36,T12,T25
1	Covered	T16,T53,T45

 LINE       147
 EXPRESSION (trigger_event && cfg_enable_i)
             ------1------    ------2-----

-1-	-2-	Status	Tests
0	1	Covered	T16,T53,T45
1	0	Covered	T12,T25,T26
1	1	Covered	T16,T53,T45

 LINE       185
 EXPRESSION (((!cfg_enable_i)) || ((!trigger_active)))
             --------1--------    ---------2---------

-1-	-2-	Status	Tests
0	0	Covered	T16,T53,T45
0	1	Covered	T188,T192,T193
1	0	Not Covered

 LINE       205
 EXPRESSION (((!cfg_enable_i)) || (((!trigger_active)) && ((!Sticky))))
             --------1--------    ------------------2-----------------

-1-	-2-	Status	Tests
0	0	Covered	T16,T53,T45
0	1	Covered	T16,T53,T45
1	0	Not Covered

 LINE       205
 SUB-EXPRESSION (((!trigger_active)) && ((!Sticky)))
                 ---------1---------    -----2-----

-1-	-2-	Status	Tests
0	-	Covered	T16,T53,T45
1	-	Covered	T16,T53,T45

---

FSM Coverage for Instance : tb.dut.u_sysrst_ctrl_keyintr.gen_keyfsm[2].u_sysrst_ctrl_detect_l2h

Summary for FSM :: state_q

	Total	Covered	Percent
States	4	4	100.00	(Not included in score)
Transitions	6	6	100.00
Sequences	0	0

State, Transition and Sequence Details for FSM :: state_q

---

states	Line No.	Covered	Tests
DebounceSt	148	Covered	T1
DetectSt	168	Covered	T1
IdleSt	163	Covered	T1
StableSt	191	Covered	T1

transitions	Line No.	Covered	Tests
DebounceSt->DetectSt	168	Covered	T1
DebounceSt->IdleSt	163	Covered	T1
DetectSt->IdleSt	186	Covered	T1
DetectSt->StableSt	191	Covered	T1
IdleSt->DebounceSt	148	Covered	T1
StableSt->IdleSt	206	Covered	T1

---

Branch Coverage for Instance : tb.dut.u_sysrst_ctrl_keyintr.gen_keyfsm[2].u_sysrst_ctrl_detect_l2h

	Line No.	Total	Covered	Percent
Branches		20	20	100.00
TERNARY	92	2	2	100.00
TERNARY	99	2	2	100.00
IF	104	2	2	100.00
CASE	140	10	10	100.00
IF	219	2	2	100.00
IF	69	2	2	100.00

WARNING: The source file /workspace/default/sim-vcs/../src/lowrisc_ip_sysrst_ctrl_1.0/rtl/sysrst_ctrl_detect.sv' or '../src/lowrisc_ip_sysrst_ctrl_1.0/rtl/sysrst_ctrl_detect.sv was not found/opened, so annotated branch coverage report could not be generated.

	LineNo.	Expression
-1-:	92	(cnt_clr) ? 
-2-:	92	(cnt_en) ? 

Branches:

-1-	-2-	Status	Tests	Exclude Annotation
1	-	Covered	T16,T53,T45
0	1	Covered	T16,T53,T45
0	0	Excluded	T36,T12,T25	VC_COV_UNR

	LineNo.	Expression
-1-:	99	(thresh_sel) ? 

Branches:

-1-	Status	Tests
1	Covered	T16,T53,T45
0	Covered	T36,T12,T25

	LineNo.	Expression
-1-:	104	if ((!rst_ni))

Branches:

-1-	Status	Tests
1	Covered	T36,T12,T25
0	Covered	T36,T12,T25

	LineNo.	Expression
-1-:	140	case (state_q)
-2-:	147	if ((trigger_event && cfg_enable_i))
-3-:	162	if ((!cfg_enable_i))
-4-:	165	if (cnt_done)
-5-:	167	if (trigger_active)
-6-:	185	if (((!cfg_enable_i) || (!trigger_active)))
-7-:	190	if (cnt_done)
-8-:	205	if (((!cfg_enable_i) || ((!trigger_active) && (!Sticky))))

Branches:

-1-	-2-	-3-	-4-	-5-	-6-	-7-	-8-	Status	Tests	Exclude Annotation
IdleSt	1	-	-	-	-	-	-	Covered	T16,T53,T45
IdleSt	0	-	-	-	-	-	-	Covered	T12,T25,T26
DebounceSt	-	1	-	-	-	-	-	Covered	T85,T86
DebounceSt	-	0	1	1	-	-	-	Covered	T16,T53,T45
DebounceSt	-	0	1	0	-	-	-	Covered	T178,T93,T188
DebounceSt	-	0	0	-	-	-	-	Covered	T16,T53,T45
DetectSt	-	-	-	-	1	-	-	Covered	T188,T192,T193
DetectSt	-	-	-	-	0	1	-	Covered	T16,T53,T45
DetectSt	-	-	-	-	0	0	-	Excluded		VC_COV_UNR
StableSt	-	-	-	-	-	-	1	Covered	T16,T53,T45
StableSt	-	-	-	-	-	-	0	Covered	T16,T53,T45
default	-	-	-	-	-	-	-	Excluded		VC_COV_UNR

	LineNo.	Expression
-1-:	219	if ((!rst_ni))

Branches:

-1-	Status	Tests
1	Covered	T36,T12,T25
0	Covered	T36,T12,T25

	LineNo.	Expression
-1-:	69	if ((!rst_ni))

Branches:

-1-	Status	Tests
1	Covered	T36,T12,T25
0	Covered	T36,T12,T25

---

Assert Coverage for Instance : tb.dut.u_sysrst_ctrl_keyintr.gen_keyfsm[2].u_sysrst_ctrl_detect_l2h

	Total	Attempted	Percent	Succeeded/Matched	Percent
Assertions	15	15	100.00	15	100.00
Cover properties	0	0		0
Cover sequences	0	0		0
Total	15	15	100.00	15	100.00

---

Assertion Details

Name	Attempts	Real Successes	Failures	Incomplete
CntClr_A	8819542	116	0	0
CntIncr_A	8819542	101013	0	0
CntNoWrap_A	8819542	8158726	0	0
DetectStDropOut_A	8819542	4	0	0
DetectedOut_A	8819542	120881	0	0
DetectedPulseOut_A	8819542	50	0	0
DisabledIdleSt_A	8819542	7677053	0	0
DisabledNoDetection_A	8819542	7679280	0	0
EnterDebounceSt_A	8819542	62	0	0
EnterDetectSt_A	8819542	54	0	0
EnterStableSt_A	8819542	50	0	0
PulseIsPulse_A	8819542	50	0	0
StayInStableSt	8819542	120812	0	0
gen_high_level_sva.HighLevelEvent_A	8819542	8161124	0	0
gen_not_sticky_sva.StableStDropOut_A	8819542	31	0	0

CntClr_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	8819542	116	0	0
T16	10070	6	0	0
T17	2061	0	0	0
T18	8858	0	0	0
T45	0	2	0	0
T53	0	2	0	0
T55	5266	0	0	0
T70	662	0	0	0
T71	696	0	0	0
T72	416	0	0	0
T73	794	0	0	0
T91	0	2	0	0
T93	0	3	0	0
T99	724	0	0	0
T131	403	0	0	0
T162	0	2	0	0
T165	0	2	0	0
T166	0	2	0	0
T178	0	1	0	0
T194	0	2	0	0

CntIncr_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	8819542	101013	0	0
T16	10070	241	0	0
T17	2061	0	0	0
T18	8858	0	0	0
T45	0	84	0	0
T53	0	70	0	0
T55	5266	0	0	0
T70	662	0	0	0
T71	696	0	0	0
T72	416	0	0	0
T73	794	0	0	0
T91	0	40547	0	0
T93	0	24	0	0
T99	724	0	0	0
T131	403	0	0	0
T162	0	93	0	0
T165	0	81	0	0
T166	0	10	0	0
T178	0	67	0	0
T194	0	81	0	0

CntNoWrap_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	8819542	8158726	0	0
T12	185966	181124	0	0
T25	502	101	0	0
T26	701	300	0	0
T27	522	121	0	0
T28	999	598	0	0
T29	449	48	0	0
T30	452	51	0	0
T31	521	120	0	0
T32	630	229	0	0
T36	402	1	0	0

DetectStDropOut_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	8819542	4	0	0
T167	5858	0	0	0
T188	17314	1	0	0
T192	0	1	0	0
T193	0	1	0	0
T195	0	1	0	0
T196	497	0	0	0
T197	479	0	0	0
T198	508	0	0	0
T199	611	0	0	0
T200	529	0	0	0
T201	2338	0	0	0
T202	414	0	0	0
T203	741	0	0	0

DetectedOut_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	8819542	120881	0	0
T16	10070	286	0	0
T17	2061	0	0	0
T18	8858	0	0	0
T45	0	30	0	0
T53	0	43	0	0
T55	5266	0	0	0
T70	662	0	0	0
T71	696	0	0	0
T72	416	0	0	0
T73	794	0	0	0
T91	0	41	0	0
T93	0	7	0	0
T99	724	0	0	0
T131	403	0	0	0
T162	0	38	0	0
T165	0	301	0	0
T166	0	42	0	0
T191	0	114965	0	0
T194	0	130	0	0

DetectedPulseOut_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	8819542	50	0	0
T16	10070	3	0	0
T17	2061	0	0	0
T18	8858	0	0	0
T45	0	1	0	0
T53	0	1	0	0
T55	5266	0	0	0
T70	662	0	0	0
T71	696	0	0	0
T72	416	0	0	0
T73	794	0	0	0
T91	0	1	0	0
T93	0	1	0	0
T99	724	0	0	0
T131	403	0	0	0
T162	0	1	0	0
T165	0	1	0	0
T166	0	1	0	0
T191	0	1	0	0
T194	0	1	0	0

DisabledIdleSt_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	8819542	7677053	0	0
T12	185966	181124	0	0
T25	502	101	0	0
T26	701	300	0	0
T27	522	121	0	0
T28	999	598	0	0
T29	449	48	0	0
T30	452	51	0	0
T31	521	120	0	0
T32	630	229	0	0
T36	402	1	0	0

DisabledNoDetection_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	8819542	7679280	0	0
T12	185966	181138	0	0
T25	502	102	0	0
T26	701	301	0	0
T27	522	122	0	0
T28	999	599	0	0
T29	449	49	0	0
T30	452	52	0	0
T31	521	121	0	0
T32	630	230	0	0
T36	402	2	0	0

EnterDebounceSt_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	8819542	62	0	0
T16	10070	3	0	0
T17	2061	0	0	0
T18	8858	0	0	0
T45	0	1	0	0
T53	0	1	0	0
T55	5266	0	0	0
T70	662	0	0	0
T71	696	0	0	0
T72	416	0	0	0
T73	794	0	0	0
T91	0	1	0	0
T93	0	2	0	0
T99	724	0	0	0
T131	403	0	0	0
T162	0	1	0	0
T165	0	1	0	0
T166	0	1	0	0
T178	0	1	0	0
T194	0	1	0	0

EnterDetectSt_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	8819542	54	0	0
T16	10070	3	0	0
T17	2061	0	0	0
T18	8858	0	0	0
T45	0	1	0	0
T53	0	1	0	0
T55	5266	0	0	0
T70	662	0	0	0
T71	696	0	0	0
T72	416	0	0	0
T73	794	0	0	0
T91	0	1	0	0
T93	0	1	0	0
T99	724	0	0	0
T131	403	0	0	0
T162	0	1	0	0
T165	0	1	0	0
T166	0	1	0	0
T191	0	1	0	0
T194	0	1	0	0

EnterStableSt_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	8819542	50	0	0
T16	10070	3	0	0
T17	2061	0	0	0
T18	8858	0	0	0
T45	0	1	0	0
T53	0	1	0	0
T55	5266	0	0	0
T70	662	0	0	0
T71	696	0	0	0
T72	416	0	0	0
T73	794	0	0	0
T91	0	1	0	0
T93	0	1	0	0
T99	724	0	0	0
T131	403	0	0	0
T162	0	1	0	0
T165	0	1	0	0
T166	0	1	0	0
T191	0	1	0	0
T194	0	1	0	0

PulseIsPulse_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	8819542	50	0	0
T16	10070	3	0	0
T17	2061	0	0	0
T18	8858	0	0	0
T45	0	1	0	0
T53	0	1	0	0
T55	5266	0	0	0
T70	662	0	0	0
T71	696	0	0	0
T72	416	0	0	0
T73	794	0	0	0
T91	0	1	0	0
T93	0	1	0	0
T99	724	0	0	0
T131	403	0	0	0
T162	0	1	0	0
T165	0	1	0	0
T166	0	1	0	0
T191	0	1	0	0
T194	0	1	0	0

StayInStableSt

Name	Attempts	Real Successes	Failures	Incomplete
Total	8819542	120812	0	0
T16	10070	282	0	0
T17	2061	0	0	0
T18	8858	0	0	0
T45	0	29	0	0
T53	0	42	0	0
T55	5266	0	0	0
T70	662	0	0	0
T71	696	0	0	0
T72	416	0	0	0
T73	794	0	0	0
T91	0	39	0	0
T93	0	6	0	0
T99	724	0	0	0
T131	403	0	0	0
T162	0	36	0	0
T165	0	299	0	0
T166	0	41	0	0
T191	0	114963	0	0
T194	0	129	0	0

gen_high_level_sva.HighLevelEvent_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	8819542	8161124	0	0
T12	185966	181138	0	0
T25	502	102	0	0
T26	701	301	0	0
T27	522	122	0	0
T28	999	599	0	0
T29	449	49	0	0
T30	452	52	0	0
T31	521	121	0	0
T32	630	230	0	0
T36	402	2	0	0

gen_not_sticky_sva.StableStDropOut_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	8819542	31	0	0
T16	10070	2	0	0
T17	2061	0	0	0
T18	8858	0	0	0
T45	0	1	0	0
T53	0	1	0	0
T55	5266	0	0	0
T70	662	0	0	0
T71	696	0	0	0
T72	416	0	0	0
T73	794	0	0	0
T93	0	1	0	0
T99	724	0	0	0
T131	403	0	0	0
T153	0	3	0	0
T166	0	1	0	0
T174	0	1	0	0
T194	0	1	0	0
T204	0	1	0	0
T205	0	1	0	0

Line Coverage for Instance : tb.dut.u_sysrst_ctrl_keyintr.gen_keyfsm[2].u_sysrst_ctrl_detect_h2l

	Line No.	Total	Covered	Percent
TOTAL		46	46	100.00
CONT_ASSIGN	58	1	1	100.00
ALWAYS	69	3	3	100.00
CONT_ASSIGN	76	1	1	100.00
CONT_ASSIGN	92	1	1	100.00
CONT_ASSIGN	99	1	1	100.00
CONT_ASSIGN	101	1	1	100.00
ALWAYS	104	3	3	100.00
ALWAYS	125	32	32	100.00
ALWAYS	219	3	3	100.00

WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_ip_sysrst_ctrl_1.0/rtl/sysrst_ctrl_detect.sv' or '../src/lowrisc_ip_sysrst_ctrl_1.0/rtl/sysrst_ctrl_detect.sv' was not found, so annotated line coverage report could not be generated.

Line No.	Covered	Statements
58	1	1
69	1	1
70	1	1
72	1	1
76	1	1
92	1	1
99	1	1
101	1	1
104	1	1
105	1	1
107	1	1
125	1	1
128	1	1
129	1	1
132	1	1
133	1	1
138	1	1
140	1	1
147	1	1
148	1	1
149	1	1
			MISSING_ELSE
160	1	1
162	1	1
163	1	1
164	1	1
165	1	1
166	1	1
167	1	1
168	1	1
170	1	1
			MISSING_ELSE
181	1	1
182	1	1
185	1	1
186	1	1
187	1	1
190	1	1
191	1	1
192	1	1
193	1	1
194	1	1
			==> MISSING_ELSE
205	1	1
206	1	1
209	1	1
			Exclude Annotation: VC_COV_UNR
219	1	1
220	1	1
222	1	1

---

Cond Coverage for Instance : tb.dut.u_sysrst_ctrl_keyintr.gen_keyfsm[2].u_sysrst_ctrl_detect_h2l

	Total	Covered	Percent
Conditions	21	19	90.48
Logical	21	19	90.48
Non-Logical	0	0
Event	0	0

 LINE       58
 EXPRESSION (trigger_i == 1'b0)
            ---------1---------

-1-	Status	Tests
0	Covered	T12,T25,T26
1	Covered	T36,T12,T25

 LINE       76
 EXPRESSION (trigger_active & ((~gen_trigger_event_edge.trigger_active_q)))
             -------1------   ----------------------2---------------------

-1-	-2-	Status	Tests
0	1	Covered	T12,T25,T26
1	0	Covered	T36,T12,T25
1	1	Covered	T36,T12,T25

 LINE       92
 EXPRESSION (cnt_clr ? '0 : (cnt_en ? ((cnt_q + 1'b1)) : cnt_q))
             ---1---

-1-	Status	Tests
0	Covered	T36,T12,T25
1	Covered	T15,T49,T53

 LINE       92
 SUB-EXPRESSION (cnt_en ? ((cnt_q + 1'b1)) : cnt_q)
                 ---1--

-1-	Status	Tests	Exclude Annotation
0	Excluded	T36,T12,T25	VC_COV_UNR
1	Covered	T15,T49,T53

 LINE       99
 EXPRESSION (thresh_sel ? (16'(cfg_detect_timer_i)) : (16'(cfg_debounce_timer_i)))
             -----1----

-1-	Status	Tests
0	Covered	T36,T12,T25
1	Covered	T15,T49,T53

 LINE       147
 EXPRESSION (trigger_event && cfg_enable_i)
             ------1------    ------2-----

-1-	-2-	Status	Tests
0	1	Covered	T13,T15,T16
1	0	Covered	T12,T25,T26
1	1	Covered	T15,T49,T53

 LINE       185
 EXPRESSION (((!cfg_enable_i)) || ((!trigger_active)))
             --------1--------    ---------2---------

-1-	-2-	Status	Tests
0	0	Covered	T15,T49,T53
0	1	Covered	T187
1	0	Not Covered

 LINE       205
 EXPRESSION (((!cfg_enable_i)) || (((!trigger_active)) && ((!Sticky))))
             --------1--------    ------------------2-----------------

-1-	-2-	Status	Tests
0	0	Covered	T15,T49,T53
0	1	Covered	T92,T188,T153
1	0	Not Covered

 LINE       205
 SUB-EXPRESSION (((!trigger_active)) && ((!Sticky)))
                 ---------1---------    -----2-----

-1-	-2-	Status	Tests
0	-	Covered	T15,T49,T53
1	-	Covered	T92,T188,T153

---

FSM Coverage for Instance : tb.dut.u_sysrst_ctrl_keyintr.gen_keyfsm[2].u_sysrst_ctrl_detect_h2l

Summary for FSM :: state_q

	Total	Covered	Percent
States	4	4	100.00	(Not included in score)
Transitions	6	6	100.00
Sequences	0	0

State, Transition and Sequence Details for FSM :: state_q

---

states	Line No.	Covered	Tests
DebounceSt	148	Covered	T1
DetectSt	168	Covered	T1
IdleSt	163	Covered	T1
StableSt	191	Covered	T1

transitions	Line No.	Covered	Tests
DebounceSt->DetectSt	168	Covered	T1
DebounceSt->IdleSt	163	Covered	T1
DetectSt->IdleSt	186	Covered	T1
DetectSt->StableSt	191	Covered	T1
IdleSt->DebounceSt	148	Covered	T1
StableSt->IdleSt	206	Covered	T1

---

Branch Coverage for Instance : tb.dut.u_sysrst_ctrl_keyintr.gen_keyfsm[2].u_sysrst_ctrl_detect_h2l

	Line No.	Total	Covered	Percent
Branches		20	20	100.00
TERNARY	92	2	2	100.00
TERNARY	99	2	2	100.00
IF	104	2	2	100.00
CASE	140	10	10	100.00
IF	219	2	2	100.00
IF	69	2	2	100.00

WARNING: The source file /workspace/default/sim-vcs/../src/lowrisc_ip_sysrst_ctrl_1.0/rtl/sysrst_ctrl_detect.sv' or '../src/lowrisc_ip_sysrst_ctrl_1.0/rtl/sysrst_ctrl_detect.sv was not found/opened, so annotated branch coverage report could not be generated.

	LineNo.	Expression
-1-:	92	(cnt_clr) ? 
-2-:	92	(cnt_en) ? 

Branches:

-1-	-2-	Status	Tests	Exclude Annotation
1	-	Covered	T15,T49,T53
0	1	Covered	T15,T49,T53
0	0	Excluded	T36,T12,T25	VC_COV_UNR

	LineNo.	Expression
-1-:	99	(thresh_sel) ? 

Branches:

-1-	Status	Tests
1	Covered	T15,T49,T53
0	Covered	T36,T12,T25

	LineNo.	Expression
-1-:	104	if ((!rst_ni))

Branches:

-1-	Status	Tests
1	Covered	T36,T12,T25
0	Covered	T36,T12,T25

	LineNo.	Expression
-1-:	140	case (state_q)
-2-:	147	if ((trigger_event && cfg_enable_i))
-3-:	162	if ((!cfg_enable_i))
-4-:	165	if (cnt_done)
-5-:	167	if (trigger_active)
-6-:	185	if (((!cfg_enable_i) || (!trigger_active)))
-7-:	190	if (cnt_done)
-8-:	205	if (((!cfg_enable_i) || ((!trigger_active) && (!Sticky))))

Branches:

-1-	-2-	-3-	-4-	-5-	-6-	-7-	-8-	Status	Tests	Exclude Annotation
IdleSt	1	-	-	-	-	-	-	Covered	T15,T49,T53
IdleSt	0	-	-	-	-	-	-	Covered	T36,T12,T25
DebounceSt	-	1	-	-	-	-	-	Covered	T85,T86
DebounceSt	-	0	1	1	-	-	-	Covered	T15,T49,T53
DebounceSt	-	0	1	0	-	-	-	Covered	T187,T206
DebounceSt	-	0	0	-	-	-	-	Covered	T15,T49,T53
DetectSt	-	-	-	-	1	-	-	Covered	T187
DetectSt	-	-	-	-	0	1	-	Covered	T15,T49,T53
DetectSt	-	-	-	-	0	0	-	Excluded		VC_COV_UNR
StableSt	-	-	-	-	-	-	1	Covered	T92,T188,T153
StableSt	-	-	-	-	-	-	0	Covered	T15,T49,T53
default	-	-	-	-	-	-	-	Excluded		VC_COV_UNR

	LineNo.	Expression
-1-:	219	if ((!rst_ni))

Branches:

-1-	Status	Tests
1	Covered	T36,T12,T25
0	Covered	T36,T12,T25

	LineNo.	Expression
-1-:	69	if ((!rst_ni))

Branches:

-1-	Status	Tests
1	Covered	T36,T12,T25
0	Covered	T36,T12,T25

---

Assert Coverage for Instance : tb.dut.u_sysrst_ctrl_keyintr.gen_keyfsm[2].u_sysrst_ctrl_detect_h2l

	Total	Attempted	Percent	Succeeded/Matched	Percent
Assertions	16	16	100.00	16	100.00
Cover properties	0	0		0
Cover sequences	0	0		0
Total	16	16	100.00	16	100.00

---

Assertion Details

Name	Attempts	Real Successes	Failures	Incomplete
CntClr_A	8819542	78	0	0
CntIncr_A	8819542	24734	0	0
CntNoWrap_A	8819542	8158764	0	0
DetectStDropOut_A	8819542	1	0	0
DetectedOut_A	8819542	36574	0	0
DetectedPulseOut_A	8819542	36	0	0
DisabledIdleSt_A	8819542	7964833	0	0
DisabledNoDetection_A	8819542	7967056	0	0
EnterDebounceSt_A	8819542	41	0	0
EnterDetectSt_A	8819542	37	0	0
EnterStableSt_A	8819542	36	0	0
PulseIsPulse_A	8819542	36	0	0
StayInStableSt	8819542	36514	0	0
gen_edge_to_low_event_sva.EdgeToLowEvent_A	8819542	6768	0	0
gen_low_level_sva.LowLevelEvent_A	8819542	8161124	0	0
gen_not_sticky_sva.StableStDropOut_A	8819542	12	0	0

CntClr_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	8819542	78	0	0
T15	2755	2	0	0
T16	10070	0	0	0
T17	2061	0	0	0
T45	0	2	0	0
T49	0	2	0	0
T50	0	2	0	0
T53	0	2	0	0
T55	5266	0	0	0
T70	662	0	0	0
T71	696	0	0	0
T72	416	0	0	0
T73	794	0	0	0
T88	0	2	0	0
T92	0	4	0	0
T172	510	0	0	0
T173	494	0	0	0
T178	0	2	0	0
T188	0	4	0	0
T194	0	2	0	0

CntIncr_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	8819542	24734	0	0
T15	2755	50	0	0
T16	10070	0	0	0
T17	2061	0	0	0
T45	0	84	0	0
T49	0	94	0	0
T50	0	59	0	0
T53	0	70	0	0
T55	5266	0	0	0
T70	662	0	0	0
T71	696	0	0	0
T72	416	0	0	0
T73	794	0	0	0
T88	0	34	0	0
T92	0	90	0	0
T172	510	0	0	0
T173	494	0	0	0
T178	0	67	0	0
T188	0	68	0	0
T194	0	81	0	0

CntNoWrap_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	8819542	8158764	0	0
T12	185966	181124	0	0
T25	502	101	0	0
T26	701	300	0	0
T27	522	121	0	0
T28	999	598	0	0
T29	449	48	0	0
T30	452	51	0	0
T31	521	120	0	0
T32	630	229	0	0
T36	402	1	0	0

DetectStDropOut_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	8819542	1	0	0
T187	929	1	0	0
T207	18291	0	0	0
T208	760	0	0	0
T209	809	0	0	0
T210	896	0	0	0
T211	748	0	0	0
T212	442	0	0	0
T213	502	0	0	0
T214	8996	0	0	0
T215	445	0	0	0

DetectedOut_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	8819542	36574	0	0
T15	2755	41	0	0
T16	10070	0	0	0
T17	2061	0	0	0
T45	0	46	0	0
T49	0	43	0	0
T50	0	42	0	0
T53	0	157	0	0
T55	5266	0	0	0
T70	662	0	0	0
T71	696	0	0	0
T72	416	0	0	0
T73	794	0	0	0
T88	0	42	0	0
T92	0	83	0	0
T172	510	0	0	0
T173	494	0	0	0
T178	0	38	0	0
T188	0	83	0	0
T194	0	41	0	0

DetectedPulseOut_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	8819542	36	0	0
T15	2755	1	0	0
T16	10070	0	0	0
T17	2061	0	0	0
T45	0	1	0	0
T49	0	1	0	0
T50	0	1	0	0
T53	0	1	0	0
T55	5266	0	0	0
T70	662	0	0	0
T71	696	0	0	0
T72	416	0	0	0
T73	794	0	0	0
T88	0	1	0	0
T92	0	2	0	0
T172	510	0	0	0
T173	494	0	0	0
T178	0	1	0	0
T188	0	2	0	0
T194	0	1	0	0

DisabledIdleSt_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	8819542	7964833	0	0
T12	185966	181124	0	0
T25	502	101	0	0
T26	701	300	0	0
T27	522	121	0	0
T28	999	598	0	0
T29	449	48	0	0
T30	452	51	0	0
T31	521	120	0	0
T32	630	229	0	0
T36	402	1	0	0

DisabledNoDetection_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	8819542	7967056	0	0
T12	185966	181138	0	0
T25	502	102	0	0
T26	701	301	0	0
T27	522	122	0	0
T28	999	599	0	0
T29	449	49	0	0
T30	452	52	0	0
T31	521	121	0	0
T32	630	230	0	0
T36	402	2	0	0

EnterDebounceSt_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	8819542	41	0	0
T15	2755	1	0	0
T16	10070	0	0	0
T17	2061	0	0	0
T45	0	1	0	0
T49	0	1	0	0
T50	0	1	0	0
T53	0	1	0	0
T55	5266	0	0	0
T70	662	0	0	0
T71	696	0	0	0
T72	416	0	0	0
T73	794	0	0	0
T88	0	1	0	0
T92	0	2	0	0
T172	510	0	0	0
T173	494	0	0	0
T178	0	1	0	0
T188	0	2	0	0
T194	0	1	0	0

EnterDetectSt_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	8819542	37	0	0
T15	2755	1	0	0
T16	10070	0	0	0
T17	2061	0	0	0
T45	0	1	0	0
T49	0	1	0	0
T50	0	1	0	0
T53	0	1	0	0
T55	5266	0	0	0
T70	662	0	0	0
T71	696	0	0	0
T72	416	0	0	0
T73	794	0	0	0
T88	0	1	0	0
T92	0	2	0	0
T172	510	0	0	0
T173	494	0	0	0
T178	0	1	0	0
T188	0	2	0	0
T194	0	1	0	0

EnterStableSt_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	8819542	36	0	0
T15	2755	1	0	0
T16	10070	0	0	0
T17	2061	0	0	0
T45	0	1	0	0
T49	0	1	0	0
T50	0	1	0	0
T53	0	1	0	0
T55	5266	0	0	0
T70	662	0	0	0
T71	696	0	0	0
T72	416	0	0	0
T73	794	0	0	0
T88	0	1	0	0
T92	0	2	0	0
T172	510	0	0	0
T173	494	0	0	0
T178	0	1	0	0
T188	0	2	0	0
T194	0	1	0	0

PulseIsPulse_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	8819542	36	0	0
T15	2755	1	0	0
T16	10070	0	0	0
T17	2061	0	0	0
T45	0	1	0	0
T49	0	1	0	0
T50	0	1	0	0
T53	0	1	0	0
T55	5266	0	0	0
T70	662	0	0	0
T71	696	0	0	0
T72	416	0	0	0
T73	794	0	0	0
T88	0	1	0	0
T92	0	2	0	0
T172	510	0	0	0
T173	494	0	0	0
T178	0	1	0	0
T188	0	2	0	0
T194	0	1	0	0

StayInStableSt

Name	Attempts	Real Successes	Failures	Incomplete
Total	8819542	36514	0	0
T15	2755	39	0	0
T16	10070	0	0	0
T17	2061	0	0	0
T45	0	44	0	0
T49	0	41	0	0
T50	0	40	0	0
T53	0	155	0	0
T55	5266	0	0	0
T70	662	0	0	0
T71	696	0	0	0
T72	416	0	0	0
T73	794	0	0	0
T88	0	40	0	0
T92	0	80	0	0
T172	510	0	0	0
T173	494	0	0	0
T178	0	36	0	0
T188	0	80	0	0
T194	0	39	0	0

gen_edge_to_low_event_sva.EdgeToLowEvent_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	8819542	6768	0	0
T12	185966	36	0	0
T14	0	11	0	0
T25	502	6	0	0
T26	701	2	0	0
T27	522	6	0	0
T28	999	0	0	0
T29	449	3	0	0
T30	452	5	0	0
T31	521	4	0	0
T32	630	0	0	0
T33	739	0	0	0
T79	0	9	0	0
T102	0	4	0	0

gen_low_level_sva.LowLevelEvent_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	8819542	8161124	0	0
T12	185966	181138	0	0
T25	502	102	0	0
T26	701	301	0	0
T27	522	122	0	0
T28	999	599	0	0
T29	449	49	0	0
T30	452	52	0	0
T31	521	121	0	0
T32	630	230	0	0
T36	402	2	0	0

gen_not_sticky_sva.StableStDropOut_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	8819542	12	0	0
T92	844	1	0	0
T109	0	1	0	0
T153	0	2	0	0
T163	0	1	0	0
T166	55751	0	0	0
T168	0	1	0	0
T178	12353	0	0	0
T179	1659	0	0	0
T180	16640	0	0	0
T181	516	0	0	0
T182	1415	0	0	0
T183	433	0	0	0
T184	422	0	0	0
T185	423	0	0	0
T188	0	1	0	0
T192	0	1	0	0
T193	0	1	0	0
T216	0	1	0	0
T217	0	1	0	0

Line Coverage for Instance : tb.dut.u_sysrst_ctrl_keyintr.gen_keyfsm[3].u_sysrst_ctrl_detect_l2h

	Line No.	Total	Covered	Percent
TOTAL		46	46	100.00
CONT_ASSIGN	60	1	1	100.00
ALWAYS	69	3	3	100.00
CONT_ASSIGN	76	1	1	100.00
CONT_ASSIGN	92	1	1	100.00
CONT_ASSIGN	99	1	1	100.00
CONT_ASSIGN	101	1	1	100.00
ALWAYS	104	3	3	100.00
ALWAYS	125	32	32	100.00
ALWAYS	219	3	3	100.00

WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_ip_sysrst_ctrl_1.0/rtl/sysrst_ctrl_detect.sv' or '../src/lowrisc_ip_sysrst_ctrl_1.0/rtl/sysrst_ctrl_detect.sv' was not found, so annotated line coverage report could not be generated.

Line No.	Covered	Statements
60	1	1
69	1	1
70	1	1
72	1	1
76	1	1
92	1	1
99	1	1
101	1	1
104	1	1
105	1	1
107	1	1
125	1	1
128	1	1
129	1	1
132	1	1
133	1	1
138	1	1
140	1	1
147	1	1
148	1	1
149	1	1
			MISSING_ELSE
160	1	1
162	1	1
163	1	1
164	1	1
165	1	1
166	1	1
167	1	1
168	1	1
170	1	1
			MISSING_ELSE
181	1	1
182	1	1
185	1	1
186	1	1
187	1	1
190	1	1
191	1	1
192	1	1
193	1	1
194	1	1
			==> MISSING_ELSE
205	1	1
206	1	1
209	1	1
			Exclude Annotation: VC_COV_UNR
219	1	1
220	1	1
222	1	1

---

Cond Coverage for Instance : tb.dut.u_sysrst_ctrl_keyintr.gen_keyfsm[3].u_sysrst_ctrl_detect_l2h

	Total	Covered	Percent
Conditions	21	19	90.48
Logical	21	19	90.48
Non-Logical	0	0
Event	0	0

 LINE       60
 EXPRESSION (trigger_i == 1'b1)
            ---------1---------

-1-	Status	Tests
0	Covered	T36,T12,T25
1	Covered	T12,T25,T27

 LINE       76
 EXPRESSION (trigger_active & ((~gen_trigger_event_edge.trigger_active_q)))
             -------1------   ----------------------2---------------------

-1-	-2-	Status	Tests
0	1	Covered	T36,T12,T25
1	0	Covered	T12,T25,T27
1	1	Covered	T12,T25,T27

 LINE       92
 EXPRESSION (cnt_clr ? '0 : (cnt_en ? ((cnt_q + 1'b1)) : cnt_q))
             ---1---

-1-	Status	Tests
0	Covered	T36,T12,T25
1	Covered	T12,T13,T16

 LINE       92
 SUB-EXPRESSION (cnt_en ? ((cnt_q + 1'b1)) : cnt_q)
                 ---1--

-1-	Status	Tests	Exclude Annotation
0	Excluded	T36,T12,T25	VC_COV_UNR
1	Covered	T12,T13,T16

 LINE       99
 EXPRESSION (thresh_sel ? (16'(cfg_detect_timer_i)) : (16'(cfg_debounce_timer_i)))
             -----1----

-1-	Status	Tests
0	Covered	T36,T12,T25
1	Covered	T12,T13,T16

 LINE       147
 EXPRESSION (trigger_event && cfg_enable_i)
             ------1------    ------2-----

-1-	-2-	Status	Tests
0	1	Covered	T12,T13,T16
1	0	Covered	T12,T25,T27
1	1	Covered	T12,T13,T16

 LINE       185
 EXPRESSION (((!cfg_enable_i)) || ((!trigger_active)))
             --------1--------    ---------2---------

-1-	-2-	Status	Tests
0	0	Covered	T12,T13,T16
0	1	Covered	T77,T92,T206
1	0	Not Covered

 LINE       205
 EXPRESSION (((!cfg_enable_i)) || (((!trigger_active)) && ((!Sticky))))
             --------1--------    ------------------2-----------------

-1-	-2-	Status	Tests
0	0	Covered	T12,T13,T16
0	1	Covered	T12,T13,T16
1	0	Not Covered

 LINE       205
 SUB-EXPRESSION (((!trigger_active)) && ((!Sticky)))
                 ---------1---------    -----2-----

-1-	-2-	Status	Tests
0	-	Covered	T12,T13,T16
1	-	Covered	T12,T13,T16

---

FSM Coverage for Instance : tb.dut.u_sysrst_ctrl_keyintr.gen_keyfsm[3].u_sysrst_ctrl_detect_l2h

Summary for FSM :: state_q

	Total	Covered	Percent
States	4	4	100.00	(Not included in score)
Transitions	6	6	100.00
Sequences	0	0

State, Transition and Sequence Details for FSM :: state_q

---

states	Line No.	Covered	Tests
DebounceSt	148	Covered	T1
DetectSt	168	Covered	T1
IdleSt	163	Covered	T1
StableSt	191	Covered	T1

transitions	Line No.	Covered	Tests
DebounceSt->DetectSt	168	Covered	T1
DebounceSt->IdleSt	163	Covered	T1
DetectSt->IdleSt	186	Covered	T1
DetectSt->StableSt	191	Covered	T1
IdleSt->DebounceSt	148	Covered	T1
StableSt->IdleSt	206	Covered	T1

---

Branch Coverage for Instance : tb.dut.u_sysrst_ctrl_keyintr.gen_keyfsm[3].u_sysrst_ctrl_detect_l2h

	Line No.	Total	Covered	Percent
Branches		20	20	100.00
TERNARY	92	2	2	100.00
TERNARY	99	2	2	100.00
IF	104	2	2	100.00
CASE	140	10	10	100.00
IF	219	2	2	100.00
IF	69	2	2	100.00

WARNING: The source file /workspace/default/sim-vcs/../src/lowrisc_ip_sysrst_ctrl_1.0/rtl/sysrst_ctrl_detect.sv' or '../src/lowrisc_ip_sysrst_ctrl_1.0/rtl/sysrst_ctrl_detect.sv was not found/opened, so annotated branch coverage report could not be generated.

	LineNo.	Expression
-1-:	92	(cnt_clr) ? 
-2-:	92	(cnt_en) ? 

Branches:

-1-	-2-	Status	Tests	Exclude Annotation
1	-	Covered	T12,T13,T16
0	1	Covered	T12,T13,T16
0	0	Excluded	T36,T12,T25	VC_COV_UNR

	LineNo.	Expression
-1-:	99	(thresh_sel) ? 

Branches:

-1-	Status	Tests
1	Covered	T12,T13,T16
0	Covered	T36,T12,T25

	LineNo.	Expression
-1-:	104	if ((!rst_ni))

Branches:

-1-	Status	Tests
1	Covered	T36,T12,T25
0	Covered	T36,T12,T25

	LineNo.	Expression
-1-:	140	case (state_q)
-2-:	147	if ((trigger_event && cfg_enable_i))
-3-:	162	if ((!cfg_enable_i))
-4-:	165	if (cnt_done)
-5-:	167	if (trigger_active)
-6-:	185	if (((!cfg_enable_i) || (!trigger_active)))
-7-:	190	if (cnt_done)
-8-:	205	if (((!cfg_enable_i) || ((!trigger_active) && (!Sticky))))

Branches:

-1-	-2-	-3-	-4-	-5-	-6-	-7-	-8-	Status	Tests	Exclude Annotation
IdleSt	1	-	-	-	-	-	-	Covered	T12,T13,T16
IdleSt	0	-	-	-	-	-	-	Covered	T12,T25,T27
DebounceSt	-	1	-	-	-	-	-	Covered	T85,T86
DebounceSt	-	0	1	1	-	-	-	Covered	T12,T13,T16
DebounceSt	-	0	1	0	-	-	-	Covered	T52,T194,T218
DebounceSt	-	0	0	-	-	-	-	Covered	T12,T13,T16
DetectSt	-	-	-	-	1	-	-	Covered	T77,T92,T206
DetectSt	-	-	-	-	0	1	-	Covered	T12,T13,T16
DetectSt	-	-	-	-	0	0	-	Excluded		VC_COV_UNR
StableSt	-	-	-	-	-	-	1	Covered	T12,T13,T16
StableSt	-	-	-	-	-	-	0	Covered	T12,T13,T16
default	-	-	-	-	-	-	-	Excluded		VC_COV_UNR

	LineNo.	Expression
-1-:	219	if ((!rst_ni))

Branches:

-1-	Status	Tests
1	Covered	T36,T12,T25
0	Covered	T36,T12,T25

	LineNo.	Expression
-1-:	69	if ((!rst_ni))

Branches:

-1-	Status	Tests
1	Covered	T36,T12,T25
0	Covered	T36,T12,T25

---

Assert Coverage for Instance : tb.dut.u_sysrst_ctrl_keyintr.gen_keyfsm[3].u_sysrst_ctrl_detect_l2h

	Total	Attempted	Percent	Succeeded/Matched	Percent
Assertions	15	15	100.00	15	100.00
Cover properties	0	0		0
Cover sequences	0	0		0
Total	15	15	100.00	15	100.00

---

Assertion Details

Name	Attempts	Real Successes	Failures	Incomplete
CntClr_A	8819542	154	0	0
CntIncr_A	8819542	28578	0	0
CntNoWrap_A	8819542	8158688	0	0
DetectStDropOut_A	8819542	3	0	0
DetectedOut_A	8819542	39482	0	0
DetectedPulseOut_A	8819542	70	0	0
DisabledIdleSt_A	8819542	8058453	0	0
DisabledNoDetection_A	8819542	8060673	0	0
EnterDebounceSt_A	8819542	82	0	0
EnterDetectSt_A	8819542	73	0	0
EnterStableSt_A	8819542	70	0	0
PulseIsPulse_A	8819542	70	0	0
StayInStableSt	8819542	39382	0	0
gen_high_level_sva.HighLevelEvent_A	8819542	8161124	0	0
gen_not_sticky_sva.StableStDropOut_A	8819542	40	0	0

CntClr_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	8819542	154	0	0
T12	185966	6	0	0
T13	0	2	0	0
T16	0	6	0	0
T20	0	4	0	0
T25	502	0	0	0
T26	701	0	0	0
T27	522	0	0	0
T28	999	0	0	0
T29	449	0	0	0
T30	452	0	0	0
T31	521	0	0	0
T32	630	0	0	0
T33	739	0	0	0
T45	0	2	0	0
T46	0	2	0	0
T52	0	1	0	0
T53	0	4	0	0
T54	0	4	0	0
T171	0	2	0	0

CntIncr_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	8819542	28578	0	0
T12	185966	114	0	0
T13	0	87	0	0
T16	0	205	0	0
T20	0	38	0	0
T25	502	0	0	0
T26	701	0	0	0
T27	522	0	0	0
T28	999	0	0	0
T29	449	0	0	0
T30	452	0	0	0
T31	521	0	0	0
T32	630	0	0	0
T33	739	0	0	0
T45	0	78	0	0
T46	0	29	0	0
T52	0	21	0	0
T53	0	140	0	0
T54	0	78	0	0
T171	0	45	0	0

CntNoWrap_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	8819542	8158688	0	0
T12	185966	181118	0	0
T25	502	101	0	0
T26	701	300	0	0
T27	522	121	0	0
T28	999	598	0	0
T29	449	48	0	0
T30	452	51	0	0
T31	521	120	0	0
T32	630	229	0	0
T36	402	1	0	0

DetectStDropOut_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	8819542	3	0	0
T77	7813	1	0	0
T92	844	1	0	0
T179	1659	0	0	0
T206	0	1	0	0
T219	422	0	0	0
T220	504	0	0	0
T221	11349	0	0	0
T222	404	0	0	0
T223	538	0	0	0
T224	636	0	0	0
T225	502	0	0	0

DetectedOut_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	8819542	39482	0	0
T12	185966	120	0	0
T13	0	41	0	0
T16	0	169	0	0
T20	0	114	0	0
T25	502	0	0	0
T26	701	0	0	0
T27	522	0	0	0
T28	999	0	0	0
T29	449	0	0	0
T30	452	0	0	0
T31	521	0	0	0
T32	630	0	0	0
T33	739	0	0	0
T45	0	131	0	0
T46	0	70	0	0
T53	0	105	0	0
T54	0	178	0	0
T162	0	40	0	0
T171	0	45	0	0

DetectedPulseOut_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	8819542	70	0	0
T12	185966	3	0	0
T13	0	1	0	0
T16	0	3	0	0
T20	0	2	0	0
T25	502	0	0	0
T26	701	0	0	0
T27	522	0	0	0
T28	999	0	0	0
T29	449	0	0	0
T30	452	0	0	0
T31	521	0	0	0
T32	630	0	0	0
T33	739	0	0	0
T45	0	1	0	0
T46	0	1	0	0
T53	0	2	0	0
T54	0	2	0	0
T162	0	1	0	0
T171	0	1	0	0

DisabledIdleSt_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	8819542	8058453	0	0
T12	185966	180750	0	0
T25	502	101	0	0
T26	701	300	0	0
T27	522	121	0	0
T28	999	598	0	0
T29	449	48	0	0
T30	452	51	0	0
T31	521	120	0	0
T32	630	229	0	0
T36	402	1	0	0

DisabledNoDetection_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	8819542	8060673	0	0
T12	185966	180763	0	0
T25	502	102	0	0
T26	701	301	0	0
T27	522	122	0	0
T28	999	599	0	0
T29	449	49	0	0
T30	452	52	0	0
T31	521	121	0	0
T32	630	230	0	0
T36	402	2	0	0

EnterDebounceSt_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	8819542	82	0	0
T12	185966	3	0	0
T13	0	1	0	0
T16	0	3	0	0
T20	0	2	0	0
T25	502	0	0	0
T26	701	0	0	0
T27	522	0	0	0
T28	999	0	0	0
T29	449	0	0	0
T30	452	0	0	0
T31	521	0	0	0
T32	630	0	0	0
T33	739	0	0	0
T45	0	1	0	0
T46	0	1	0	0
T52	0	1	0	0
T53	0	2	0	0
T54	0	2	0	0
T171	0	1	0	0

EnterDetectSt_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	8819542	73	0	0
T12	185966	3	0	0
T13	0	1	0	0
T16	0	3	0	0
T20	0	2	0	0
T25	502	0	0	0
T26	701	0	0	0
T27	522	0	0	0
T28	999	0	0	0
T29	449	0	0	0
T30	452	0	0	0
T31	521	0	0	0
T32	630	0	0	0
T33	739	0	0	0
T45	0	1	0	0
T46	0	1	0	0
T53	0	2	0	0
T54	0	2	0	0
T162	0	1	0	0
T171	0	1	0	0

EnterStableSt_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	8819542	70	0	0
T12	185966	3	0	0
T13	0	1	0	0
T16	0	3	0	0
T20	0	2	0	0
T25	502	0	0	0
T26	701	0	0	0
T27	522	0	0	0
T28	999	0	0	0
T29	449	0	0	0
T30	452	0	0	0
T31	521	0	0	0
T32	630	0	0	0
T33	739	0	0	0
T45	0	1	0	0
T46	0	1	0	0
T53	0	2	0	0
T54	0	2	0	0
T162	0	1	0	0
T171	0	1	0	0

PulseIsPulse_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	8819542	70	0	0
T12	185966	3	0	0
T13	0	1	0	0
T16	0	3	0	0
T20	0	2	0	0
T25	502	0	0	0
T26	701	0	0	0
T27	522	0	0	0
T28	999	0	0	0
T29	449	0	0	0
T30	452	0	0	0
T31	521	0	0	0
T32	630	0	0	0
T33	739	0	0	0
T45	0	1	0	0
T46	0	1	0	0
T53	0	2	0	0
T54	0	2	0	0
T162	0	1	0	0
T171	0	1	0	0

StayInStableSt

Name	Attempts	Real Successes	Failures	Incomplete
Total	8819542	39382	0	0
T12	185966	116	0	0
T13	0	40	0	0
T16	0	164	0	0
T20	0	111	0	0
T25	502	0	0	0
T26	701	0	0	0
T27	522	0	0	0
T28	999	0	0	0
T29	449	0	0	0
T30	452	0	0	0
T31	521	0	0	0
T32	630	0	0	0
T33	739	0	0	0
T45	0	129	0	0
T46	0	68	0	0
T53	0	103	0	0
T54	0	176	0	0
T162	0	39	0	0
T171	0	43	0	0

gen_high_level_sva.HighLevelEvent_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	8819542	8161124	0	0
T12	185966	181138	0	0
T25	502	102	0	0
T26	701	301	0	0
T27	522	122	0	0
T28	999	599	0	0
T29	449	49	0	0
T30	452	52	0	0
T31	521	121	0	0
T32	630	230	0	0
T36	402	2	0	0

gen_not_sticky_sva.StableStDropOut_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	8819542	40	0	0
T12	185966	2	0	0
T13	0	1	0	0
T16	0	1	0	0
T20	0	1	0	0
T25	502	0	0	0
T26	701	0	0	0
T27	522	0	0	0
T28	999	0	0	0
T29	449	0	0	0
T30	452	0	0	0
T31	521	0	0	0
T32	630	0	0	0
T33	739	0	0	0
T53	0	2	0	0
T54	0	2	0	0
T77	0	1	0	0
T92	0	2	0	0
T98	0	2	0	0
T162	0	1	0	0

Line Coverage for Instance : tb.dut.u_sysrst_ctrl_keyintr.gen_keyfsm[3].u_sysrst_ctrl_detect_h2l

	Line No.	Total	Covered	Percent
TOTAL		46	44	95.65
CONT_ASSIGN	58	1	1	100.00
ALWAYS	69	3	3	100.00
CONT_ASSIGN	76	1	1	100.00
CONT_ASSIGN	92	1	1	100.00
CONT_ASSIGN	99	1	1	100.00
CONT_ASSIGN	101	1	1	100.00
ALWAYS	104	3	3	100.00
ALWAYS	125	32	30	93.75
ALWAYS	219	3	3	100.00

WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_ip_sysrst_ctrl_1.0/rtl/sysrst_ctrl_detect.sv' or '../src/lowrisc_ip_sysrst_ctrl_1.0/rtl/sysrst_ctrl_detect.sv' was not found, so annotated line coverage report could not be generated.

Line No.	Covered	Statements
58	1	1
69	1	1
70	1	1
72	1	1
76	1	1
92	1	1
99	1	1
101	1	1
104	1	1
105	1	1
107	1	1
125	1	1
128	1	1
129	1	1
132	1	1
133	1	1
138	1	1
140	1	1
147	1	1
148	1	1
149	1	1
			MISSING_ELSE
160	1	1
162	1	1
163	1	1
164	1	1
165	1	1
166	1	1
167	1	1
168	1	1
170	1	1
			MISSING_ELSE
181	1	1
182	1	1
185	1	1
186	0	1
187	0	1
190	1	1
191	1	1
192	1	1
193	1	1
194	1	1
			==> MISSING_ELSE
205	1	1
206	1	1
209	1	1
			Exclude Annotation: VC_COV_UNR
219	1	1
220	1	1
222	1	1

---

Cond Coverage for Instance : tb.dut.u_sysrst_ctrl_keyintr.gen_keyfsm[3].u_sysrst_ctrl_detect_h2l

	Total	Covered	Percent
Conditions	21	18	85.71
Logical	21	18	85.71
Non-Logical	0	0
Event	0	0

 LINE       58
 EXPRESSION (trigger_i == 1'b0)
            ---------1---------

-1-	Status	Tests
0	Covered	T12,T25,T27
1	Covered	T36,T12,T25

 LINE       76
 EXPRESSION (trigger_active & ((~gen_trigger_event_edge.trigger_active_q)))
             -------1------   ----------------------2---------------------

-1-	-2-	Status	Tests
0	1	Covered	T12,T25,T27
1	0	Covered	T36,T12,T25
1	1	Covered	T36,T12,T25

 LINE       92
 EXPRESSION (cnt_clr ? '0 : (cnt_en ? ((cnt_q + 1'b1)) : cnt_q))
             ---1---

-1-	Status	Tests
0	Covered	T36,T12,T25
1	Covered	T17,T51,T52

 LINE       92
 SUB-EXPRESSION (cnt_en ? ((cnt_q + 1'b1)) : cnt_q)
                 ---1--

-1-	Status	Tests	Exclude Annotation
0	Excluded	T36,T12,T25	VC_COV_UNR
1	Covered	T17,T51,T52

 LINE       99
 EXPRESSION (thresh_sel ? (16'(cfg_detect_timer_i)) : (16'(cfg_debounce_timer_i)))
             -----1----

-1-	Status	Tests
0	Covered	T36,T12,T25
1	Covered	T17,T51,T52

 LINE       147
 EXPRESSION (trigger_event && cfg_enable_i)
             ------1------    ------2-----

-1-	-2-	Status	Tests
0	1	Covered	T15,T17,T51
1	0	Covered	T12,T25,T27
1	1	Covered	T17,T51,T52

 LINE       185
 EXPRESSION (((!cfg_enable_i)) || ((!trigger_active)))
             --------1--------    ---------2---------

-1-	-2-	Status	Tests
0	0	Covered	T17,T51,T52
0	1	Not Covered
1	0	Not Covered

 LINE       205
 EXPRESSION (((!cfg_enable_i)) || (((!trigger_active)) && ((!Sticky))))
             --------1--------    ------------------2-----------------

-1-	-2-	Status	Tests
0	0	Covered	T17,T51,T52
0	1	Covered	T47,T98,T191
1	0	Not Covered

 LINE       205
 SUB-EXPRESSION (((!trigger_active)) && ((!Sticky)))
                 ---------1---------    -----2-----

-1-	-2-	Status	Tests
0	-	Covered	T17,T51,T52
1	-	Covered	T47,T98,T191

---

FSM Coverage for Instance : tb.dut.u_sysrst_ctrl_keyintr.gen_keyfsm[3].u_sysrst_ctrl_detect_h2l

Summary for FSM :: state_q

	Total	Covered	Percent
States	4	4	100.00	(Not included in score)
Transitions	6	5	83.33
Sequences	0	0

State, Transition and Sequence Details for FSM :: state_q

---

states	Line No.	Covered	Tests
DebounceSt	148	Covered	T1
DetectSt	168	Covered	T1
IdleSt	163	Covered	T1
StableSt	191	Covered	T1

transitions	Line No.	Covered	Tests
DebounceSt->DetectSt	168	Covered	T1
DebounceSt->IdleSt	163	Covered	T1
DetectSt->IdleSt	186	Not Covered
DetectSt->StableSt	191	Covered	T1
IdleSt->DebounceSt	148	Covered	T1
StableSt->IdleSt	206	Covered	T1

---

Branch Coverage for Instance : tb.dut.u_sysrst_ctrl_keyintr.gen_keyfsm[3].u_sysrst_ctrl_detect_h2l

	Line No.	Total	Covered	Percent
Branches		20	19	95.00
TERNARY	92	2	2	100.00
TERNARY	99	2	2	100.00
IF	104	2	2	100.00
CASE	140	10	9	90.00
IF	219	2	2	100.00
IF	69	2	2	100.00

WARNING: The source file /workspace/default/sim-vcs/../src/lowrisc_ip_sysrst_ctrl_1.0/rtl/sysrst_ctrl_detect.sv' or '../src/lowrisc_ip_sysrst_ctrl_1.0/rtl/sysrst_ctrl_detect.sv was not found/opened, so annotated branch coverage report could not be generated.

	LineNo.	Expression
-1-:	92	(cnt_clr) ? 
-2-:	92	(cnt_en) ? 

Branches:

-1-	-2-	Status	Tests	Exclude Annotation
1	-	Covered	T17,T51,T52
0	1	Covered	T17,T51,T52
0	0	Excluded	T36,T12,T25	VC_COV_UNR

	LineNo.	Expression
-1-:	99	(thresh_sel) ? 

Branches:

-1-	Status	Tests
1	Covered	T17,T51,T52
0	Covered	T36,T12,T25

	LineNo.	Expression
-1-:	104	if ((!rst_ni))

Branches:

-1-	Status	Tests
1	Covered	T36,T12,T25
0	Covered	T36,T12,T25

	LineNo.	Expression
-1-:	140	case (state_q)
-2-:	147	if ((trigger_event && cfg_enable_i))
-3-:	162	if ((!cfg_enable_i))
-4-:	165	if (cnt_done)
-5-:	167	if (trigger_active)
-6-:	185	if (((!cfg_enable_i) || (!trigger_active)))
-7-:	190	if (cnt_done)
-8-:	205	if (((!cfg_enable_i) || ((!trigger_active) && (!Sticky))))

Branches:

-1-	-2-	-3-	-4-	-5-	-6-	-7-	-8-	Status	Tests	Exclude Annotation
IdleSt	1	-	-	-	-	-	-	Covered	T17,T51,T52
IdleSt	0	-	-	-	-	-	-	Covered	T36,T12,T25
DebounceSt	-	1	-	-	-	-	-	Covered	T85,T86
DebounceSt	-	0	1	1	-	-	-	Covered	T17,T51,T52
DebounceSt	-	0	1	0	-	-	-	Covered	T226
DebounceSt	-	0	0	-	-	-	-	Covered	T17,T51,T52
DetectSt	-	-	-	-	1	-	-	Not Covered
DetectSt	-	-	-	-	0	1	-	Covered	T17,T51,T52
DetectSt	-	-	-	-	0	0	-	Excluded		VC_COV_UNR
StableSt	-	-	-	-	-	-	1	Covered	T47,T98,T191
StableSt	-	-	-	-	-	-	0	Covered	T17,T51,T52
default	-	-	-	-	-	-	-	Excluded		VC_COV_UNR

	LineNo.	Expression
-1-:	219	if ((!rst_ni))

Branches:

-1-	Status	Tests
1	Covered	T36,T12,T25
0	Covered	T36,T12,T25

	LineNo.	Expression
-1-:	69	if ((!rst_ni))

Branches:

-1-	Status	Tests
1	Covered	T36,T12,T25
0	Covered	T36,T12,T25

---

Assert Coverage for Instance : tb.dut.u_sysrst_ctrl_keyintr.gen_keyfsm[3].u_sysrst_ctrl_detect_h2l

	Total	Attempted	Percent	Succeeded/Matched	Percent
Assertions	16	16	100.00	15	93.75
Cover properties	0	0		0
Cover sequences	0	0		0
Total	16	16	100.00	15	93.75

---

Assertion Details

Name	Attempts	Real Successes	Failures	Incomplete
CntClr_A	8819542	86	0	0
CntIncr_A	8819542	157059	0	0
CntNoWrap_A	8819542	8158756	0	0
DetectStDropOut_A	8819542	0	0	0
DetectedOut_A	8819542	11293	0	0
DetectedPulseOut_A	8819542	41	0	0
DisabledIdleSt_A	8819542	7677005	0	0
DisabledNoDetection_A	8819542	7679227	0	0
EnterDebounceSt_A	8819542	45	0	0
EnterDetectSt_A	8819542	41	0	0
EnterStableSt_A	8819542	41	0	0
PulseIsPulse_A	8819542	41	0	0
StayInStableSt	8819542	11232	0	0
gen_edge_to_low_event_sva.EdgeToLowEvent_A	8819542	6248	0	0
gen_low_level_sva.LowLevelEvent_A	8819542	8161124	0	0
gen_not_sticky_sva.StableStDropOut_A	8819542	21	0	0

CntClr_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	8819542	86	0	0
T17	2061	2	0	0
T18	8858	0	0	0
T19	12606	0	0	0
T47	0	2	0	0
T51	0	2	0	0
T52	0	2	0	0
T55	5266	0	0	0
T71	696	0	0	0
T72	416	0	0	0
T73	794	0	0	0
T91	0	2	0	0
T98	0	4	0	0
T99	724	0	0	0
T131	403	0	0	0
T162	0	2	0	0
T191	0	4	0	0
T194	0	2	0	0
T227	0	2	0	0
T228	688	0	0	0

CntIncr_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	8819542	157059	0	0
T17	2061	44	0	0
T18	8858	0	0	0
T19	12606	0	0	0
T47	0	24	0	0
T51	0	39	0	0
T52	0	21	0	0
T55	5266	0	0	0
T71	696	0	0	0
T72	416	0	0	0
T73	794	0	0	0
T91	0	40547	0	0
T98	0	30	0	0
T99	724	0	0	0
T131	403	0	0	0
T162	0	93	0	0
T191	0	114418	0	0
T194	0	81	0	0
T227	0	22	0	0
T228	688	0	0	0

CntNoWrap_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	8819542	8158756	0	0
T12	185966	181124	0	0
T25	502	101	0	0
T26	701	300	0	0
T27	522	121	0	0
T28	999	598	0	0
T29	449	48	0	0
T30	452	51	0	0
T31	521	120	0	0
T32	630	229	0	0
T36	402	1	0	0

DetectStDropOut_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	8819542	0	0	0

DetectedOut_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	8819542	11293	0	0
T17	2061	42	0	0
T18	8858	0	0	0
T19	12606	0	0	0
T47	0	1	0	0
T51	0	41	0	0
T52	0	44	0	0
T55	5266	0	0	0
T71	696	0	0	0
T72	416	0	0	0
T73	794	0	0	0
T91	0	41	0	0
T98	0	8	0	0
T99	724	0	0	0
T131	403	0	0	0
T162	0	38	0	0
T191	0	8038	0	0
T194	0	42	0	0
T227	0	41	0	0
T228	688	0	0	0

DetectedPulseOut_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	8819542	41	0	0
T17	2061	1	0	0
T18	8858	0	0	0
T19	12606	0	0	0
T47	0	1	0	0
T51	0	1	0	0
T52	0	1	0	0
T55	5266	0	0	0
T71	696	0	0	0
T72	416	0	0	0
T73	794	0	0	0
T91	0	1	0	0
T98	0	2	0	0
T99	724	0	0	0
T131	403	0	0	0
T162	0	1	0	0
T191	0	2	0	0
T194	0	1	0	0
T227	0	1	0	0
T228	688	0	0	0

DisabledIdleSt_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	8819542	7677005	0	0
T12	185966	181124	0	0
T25	502	101	0	0
T26	701	300	0	0
T27	522	121	0	0
T28	999	598	0	0
T29	449	48	0	0
T30	452	51	0	0
T31	521	120	0	0
T32	630	229	0	0
T36	402	1	0	0

DisabledNoDetection_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	8819542	7679227	0	0
T12	185966	181138	0	0
T25	502	102	0	0
T26	701	301	0	0
T27	522	122	0	0
T28	999	599	0	0
T29	449	49	0	0
T30	452	52	0	0
T31	521	121	0	0
T32	630	230	0	0
T36	402	2	0	0

EnterDebounceSt_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	8819542	45	0	0
T17	2061	1	0	0
T18	8858	0	0	0
T19	12606	0	0	0
T47	0	1	0	0
T51	0	1	0	0
T52	0	1	0	0
T55	5266	0	0	0
T71	696	0	0	0
T72	416	0	0	0
T73	794	0	0	0
T91	0	1	0	0
T98	0	2	0	0
T99	724	0	0	0
T131	403	0	0	0
T162	0	1	0	0
T191	0	2	0	0
T194	0	1	0	0
T227	0	1	0	0
T228	688	0	0	0

EnterDetectSt_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	8819542	41	0	0
T17	2061	1	0	0
T18	8858	0	0	0
T19	12606	0	0	0
T47	0	1	0	0
T51	0	1	0	0
T52	0	1	0	0
T55	5266	0	0	0
T71	696	0	0	0
T72	416	0	0	0
T73	794	0	0	0
T91	0	1	0	0
T98	0	2	0	0
T99	724	0	0	0
T131	403	0	0	0
T162	0	1	0	0
T191	0	2	0	0
T194	0	1	0	0
T227	0	1	0	0
T228	688	0	0	0

EnterStableSt_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	8819542	41	0	0
T17	2061	1	0	0
T18	8858	0	0	0
T19	12606	0	0	0
T47	0	1	0	0
T51	0	1	0	0
T52	0	1	0	0
T55	5266	0	0	0
T71	696	0	0	0
T72	416	0	0	0
T73	794	0	0	0
T91	0	1	0	0
T98	0	2	0	0
T99	724	0	0	0
T131	403	0	0	0
T162	0	1	0	0
T191	0	2	0	0
T194	0	1	0	0
T227	0	1	0	0
T228	688	0	0	0

PulseIsPulse_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	8819542	41	0	0
T17	2061	1	0	0
T18	8858	0	0	0
T19	12606	0	0	0
T47	0	1	0	0
T51	0	1	0	0
T52	0	1	0	0
T55	5266	0	0	0
T71	696	0	0	0
T72	416	0	0	0
T73	794	0	0	0
T91	0	1	0	0
T98	0	2	0	0
T99	724	0	0	0
T131	403	0	0	0
T162	0	1	0	0
T191	0	2	0	0
T194	0	1	0	0
T227	0	1	0	0
T228	688	0	0	0

StayInStableSt

Name	Attempts	Real Successes	Failures	Incomplete
Total	8819542	11232	0	0
T17	2061	40	0	0
T18	8858	0	0	0
T19	12606	0	0	0
T51	0	39	0	0
T52	0	42	0	0
T55	5266	0	0	0
T71	696	0	0	0
T72	416	0	0	0
T73	794	0	0	0
T91	0	39	0	0
T98	0	6	0	0
T99	724	0	0	0
T131	403	0	0	0
T162	0	36	0	0
T188	0	42	0	0
T191	0	8036	0	0
T194	0	40	0	0
T227	0	39	0	0
T228	688	0	0	0

gen_edge_to_low_event_sva.EdgeToLowEvent_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	8819542	6248	0	0
T12	185966	25	0	0
T13	0	1	0	0
T14	0	8	0	0
T25	502	5	0	0
T26	701	0	0	0
T27	522	5	0	0
T28	999	0	0	0
T29	449	6	0	0
T30	452	7	0	0
T31	521	5	0	0
T32	630	0	0	0
T33	739	0	0	0
T79	0	6	0	0
T102	0	7	0	0

gen_low_level_sva.LowLevelEvent_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	8819542	8161124	0	0
T12	185966	181138	0	0
T25	502	102	0	0
T26	701	301	0	0
T27	522	122	0	0
T28	999	599	0	0
T29	449	49	0	0
T30	452	52	0	0
T31	521	121	0	0
T32	630	230	0	0
T36	402	2	0	0

gen_not_sticky_sva.StableStDropOut_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	8819542	21	0	0
T43	17349	0	0	0
T47	595	1	0	0
T77	7813	0	0	0
T97	622	0	0	0
T98	0	2	0	0
T141	0	1	0	0
T153	0	1	0	0
T168	0	2	0	0
T191	0	2	0	0
T217	0	2	0	0
T218	0	1	0	0
T229	0	1	0	0
T230	0	1	0	0
T231	417	0	0	0
T232	427	0	0	0
T233	411	0	0	0
T234	403	0	0	0
T235	17718	0	0	0
T236	2281	0	0	0