Go previous page

ASSERTIONS	CATEGORY	SEVERITY	ATTEMPTS	REAL SUCCESSES	FAILURES	INCOMPLETE
tb.dut.u_sysrst_ctrl_keyintr.gen_keyfsm[5].u_sysrst_ctrl_detect_h2l.CntNoWrap_A	0	0	10142749	9507067	0	0
tb.dut.u_sysrst_ctrl_keyintr.gen_keyfsm[5].u_sysrst_ctrl_detect_h2l.DetectStDropOut_A	0	0	10142749	1	0	0
tb.dut.u_sysrst_ctrl_keyintr.gen_keyfsm[5].u_sysrst_ctrl_detect_h2l.DetectedOut_A	0	0	10142749	102425	0	0
tb.dut.u_sysrst_ctrl_keyintr.gen_keyfsm[5].u_sysrst_ctrl_detect_h2l.DetectedPulseOut_A	0	0	10142749	51	0	0
tb.dut.u_sysrst_ctrl_keyintr.gen_keyfsm[5].u_sysrst_ctrl_detect_h2l.DisabledIdleSt_A	0	0	10142749	9024628	0	0
tb.dut.u_sysrst_ctrl_keyintr.gen_keyfsm[5].u_sysrst_ctrl_detect_h2l.DisabledNoDetection_A	0	0	10142749	9026911	0	0
tb.dut.u_sysrst_ctrl_keyintr.gen_keyfsm[5].u_sysrst_ctrl_detect_h2l.EnterDebounceSt_A	0	0	10142749	57	0	0
tb.dut.u_sysrst_ctrl_keyintr.gen_keyfsm[5].u_sysrst_ctrl_detect_h2l.EnterDetectSt_A	0	0	10142749	52	0	0
tb.dut.u_sysrst_ctrl_keyintr.gen_keyfsm[5].u_sysrst_ctrl_detect_h2l.EnterStableSt_A	0	0	10142749	50	0	0
tb.dut.u_sysrst_ctrl_keyintr.gen_keyfsm[5].u_sysrst_ctrl_detect_h2l.PulseIsPulse_A	0	0	10142749	50	0	0
tb.dut.u_sysrst_ctrl_keyintr.gen_keyfsm[5].u_sysrst_ctrl_detect_h2l.StayInStableSt	0	0	10142749	102346	0	0
tb.dut.u_sysrst_ctrl_keyintr.gen_keyfsm[5].u_sysrst_ctrl_detect_h2l.gen_edge_to_low_event_sva.EdgeToLowEvent_A	0	0	10142749	6469	0	0
tb.dut.u_sysrst_ctrl_keyintr.gen_keyfsm[5].u_sysrst_ctrl_detect_h2l.gen_low_level_sva.LowLevelEvent_A	0	0	10142749	9509518	0	0
tb.dut.u_sysrst_ctrl_keyintr.gen_keyfsm[5].u_sysrst_ctrl_detect_h2l.gen_not_sticky_sva.StableStDropOut_A	0	0	10142749	22	0	0
tb.dut.u_sysrst_ctrl_keyintr.gen_keyfsm[5].u_sysrst_ctrl_detect_l2h.CntClr_A	0	0	10142749	162	0	0
tb.dut.u_sysrst_ctrl_keyintr.gen_keyfsm[5].u_sysrst_ctrl_detect_l2h.CntIncr_A	0	0	10142749	88950	0	0
tb.dut.u_sysrst_ctrl_keyintr.gen_keyfsm[5].u_sysrst_ctrl_detect_l2h.CntNoWrap_A	0	0	10142749	9507013	0	0
tb.dut.u_sysrst_ctrl_keyintr.gen_keyfsm[5].u_sysrst_ctrl_detect_l2h.DetectStDropOut_A	0	0	10142749	4	0	0
tb.dut.u_sysrst_ctrl_keyintr.gen_keyfsm[5].u_sysrst_ctrl_detect_l2h.DetectedOut_A	0	0	10142749	50340	0	0
tb.dut.u_sysrst_ctrl_keyintr.gen_keyfsm[5].u_sysrst_ctrl_detect_l2h.DetectedPulseOut_A	0	0	10142749	71	0	0
tb.dut.u_sysrst_ctrl_keyintr.gen_keyfsm[5].u_sysrst_ctrl_detect_l2h.DisabledIdleSt_A	0	0	10142749	9128188	0	0
tb.dut.u_sysrst_ctrl_keyintr.gen_keyfsm[5].u_sysrst_ctrl_detect_l2h.DisabledNoDetection_A	0	0	10142749	9130466	0	0
tb.dut.u_sysrst_ctrl_keyintr.gen_keyfsm[5].u_sysrst_ctrl_detect_l2h.EnterDebounceSt_A	0	0	10142749	87	0	0
tb.dut.u_sysrst_ctrl_keyintr.gen_keyfsm[5].u_sysrst_ctrl_detect_l2h.EnterDetectSt_A	0	0	10142749	75	0	0
tb.dut.u_sysrst_ctrl_keyintr.gen_keyfsm[5].u_sysrst_ctrl_detect_l2h.EnterStableSt_A	0	0	10142749	71	0	0
tb.dut.u_sysrst_ctrl_keyintr.gen_keyfsm[5].u_sysrst_ctrl_detect_l2h.PulseIsPulse_A	0	0	10142749	71	0	0
tb.dut.u_sysrst_ctrl_keyintr.gen_keyfsm[5].u_sysrst_ctrl_detect_l2h.StayInStableSt	0	0	10142749	50242	0	0
tb.dut.u_sysrst_ctrl_keyintr.gen_keyfsm[5].u_sysrst_ctrl_detect_l2h.gen_high_level_sva.HighLevelEvent_A	0	0	10142749	9509518	0	0
tb.dut.u_sysrst_ctrl_keyintr.gen_keyfsm[5].u_sysrst_ctrl_detect_l2h.gen_not_sticky_sva.StableStDropOut_A	0	0	10142749	44	0	0
tb.dut.u_sysrst_ctrl_keyintr.gen_keyfsm[6].u_sysrst_ctrl_detect_h2l.CntClr_A	0	0	10142749	99	0	0
tb.dut.u_sysrst_ctrl_keyintr.gen_keyfsm[6].u_sysrst_ctrl_detect_h2l.CntIncr_A	0	0	10142749	107431	0	0
tb.dut.u_sysrst_ctrl_keyintr.gen_keyfsm[6].u_sysrst_ctrl_detect_h2l.CntNoWrap_A	0	0	10142749	9507076	0	0
tb.dut.u_sysrst_ctrl_keyintr.gen_keyfsm[6].u_sysrst_ctrl_detect_h2l.DetectedOut_A	0	0	10142749	151486	0	0
tb.dut.u_sysrst_ctrl_keyintr.gen_keyfsm[6].u_sysrst_ctrl_detect_h2l.DetectedPulseOut_A	0	0	10142749	48	0	0
tb.dut.u_sysrst_ctrl_keyintr.gen_keyfsm[6].u_sysrst_ctrl_detect_h2l.DisabledIdleSt_A	0	0	10142749	8659519	0	0
tb.dut.u_sysrst_ctrl_keyintr.gen_keyfsm[6].u_sysrst_ctrl_detect_h2l.DisabledNoDetection_A	0	0	10142749	8661790	0	0
tb.dut.u_sysrst_ctrl_keyintr.gen_keyfsm[6].u_sysrst_ctrl_detect_h2l.EnterDebounceSt_A	0	0	10142749	52	0	0
tb.dut.u_sysrst_ctrl_keyintr.gen_keyfsm[6].u_sysrst_ctrl_detect_h2l.EnterDetectSt_A	0	0	10142749	48	0	0
tb.dut.u_sysrst_ctrl_keyintr.gen_keyfsm[6].u_sysrst_ctrl_detect_h2l.EnterStableSt_A	0	0	10142749	47	0	0
tb.dut.u_sysrst_ctrl_keyintr.gen_keyfsm[6].u_sysrst_ctrl_detect_h2l.PulseIsPulse_A	0	0	10142749	47	0	0
tb.dut.u_sysrst_ctrl_keyintr.gen_keyfsm[6].u_sysrst_ctrl_detect_h2l.StayInStableSt	0	0	10142749	151413	0	0
tb.dut.u_sysrst_ctrl_keyintr.gen_keyfsm[6].u_sysrst_ctrl_detect_h2l.gen_edge_to_low_event_sva.EdgeToLowEvent_A	0	0	10142749	7002	0	0
tb.dut.u_sysrst_ctrl_keyintr.gen_keyfsm[6].u_sysrst_ctrl_detect_h2l.gen_low_level_sva.LowLevelEvent_A	0	0	10142749	9509518	0	0
tb.dut.u_sysrst_ctrl_keyintr.gen_keyfsm[6].u_sysrst_ctrl_detect_h2l.gen_not_sticky_sva.StableStDropOut_A	0	0	10142749	22	0	0
tb.dut.u_sysrst_ctrl_keyintr.gen_keyfsm[6].u_sysrst_ctrl_detect_l2h.CntClr_A	0	0	10142749	167	0	0
tb.dut.u_sysrst_ctrl_keyintr.gen_keyfsm[6].u_sysrst_ctrl_detect_l2h.CntIncr_A	0	0	10142749	282784	0	0
tb.dut.u_sysrst_ctrl_keyintr.gen_keyfsm[6].u_sysrst_ctrl_detect_l2h.CntNoWrap_A	0	0	10142749	9507008	0	0
tb.dut.u_sysrst_ctrl_keyintr.gen_keyfsm[6].u_sysrst_ctrl_detect_l2h.DetectStDropOut_A	0	0	10142749	3	0	0
tb.dut.u_sysrst_ctrl_keyintr.gen_keyfsm[6].u_sysrst_ctrl_detect_l2h.DetectedOut_A	0	0	10142749	201505	0	0
tb.dut.u_sysrst_ctrl_keyintr.gen_keyfsm[6].u_sysrst_ctrl_detect_l2h.DetectedPulseOut_A	0	0	10142749	79	0	0
tb.dut.u_sysrst_ctrl_keyintr.gen_keyfsm[6].u_sysrst_ctrl_detect_l2h.DisabledIdleSt_A	0	0	10142749	8639656	0	0
tb.dut.u_sysrst_ctrl_keyintr.gen_keyfsm[6].u_sysrst_ctrl_detect_l2h.DisabledNoDetection_A	0	0	10142749	8641935	0	0
tb.dut.u_sysrst_ctrl_keyintr.gen_keyfsm[6].u_sysrst_ctrl_detect_l2h.EnterDebounceSt_A	0	0	10142749	85	0	0
tb.dut.u_sysrst_ctrl_keyintr.gen_keyfsm[6].u_sysrst_ctrl_detect_l2h.EnterDetectSt_A	0	0	10142749	82	0	0
tb.dut.u_sysrst_ctrl_keyintr.gen_keyfsm[6].u_sysrst_ctrl_detect_l2h.EnterStableSt_A	0	0	10142749	79	0	0
tb.dut.u_sysrst_ctrl_keyintr.gen_keyfsm[6].u_sysrst_ctrl_detect_l2h.PulseIsPulse_A	0	0	10142749	79	0	0
tb.dut.u_sysrst_ctrl_keyintr.gen_keyfsm[6].u_sysrst_ctrl_detect_l2h.StayInStableSt	0	0	10142749	201390	0	0
tb.dut.u_sysrst_ctrl_keyintr.gen_keyfsm[6].u_sysrst_ctrl_detect_l2h.gen_high_level_sva.HighLevelEvent_A	0	0	10142749	9509518	0	0
tb.dut.u_sysrst_ctrl_keyintr.gen_keyfsm[6].u_sysrst_ctrl_detect_l2h.gen_not_sticky_sva.StableStDropOut_A	0	0	10142749	43	0	0
tb.dut.u_sysrst_ctrl_ulp.u_sysrst_ctrl_detect_ac_present.CntClr_A	0	0	10142749	147	0	0
tb.dut.u_sysrst_ctrl_ulp.u_sysrst_ctrl_detect_ac_present.CntIncr_A	0	0	10142749	88612	0	0
tb.dut.u_sysrst_ctrl_ulp.u_sysrst_ctrl_detect_ac_present.CntNoWrap_A	0	0	10142749	9507028	0	0
tb.dut.u_sysrst_ctrl_ulp.u_sysrst_ctrl_detect_ac_present.DetectStDropOut_A	0	0	10142749	7	0	0
tb.dut.u_sysrst_ctrl_ulp.u_sysrst_ctrl_detect_ac_present.DetectedOut_A	0	0	10142749	410845	0	0
tb.dut.u_sysrst_ctrl_ulp.u_sysrst_ctrl_detect_ac_present.DetectedPulseOut_A	0	0	10142749	51	0	0
tb.dut.u_sysrst_ctrl_ulp.u_sysrst_ctrl_detect_ac_present.DisabledIdleSt_A	0	0	10142749	8569085	0	0
tb.dut.u_sysrst_ctrl_ulp.u_sysrst_ctrl_detect_ac_present.DisabledNoDetection_A	0	0	10142749	8571427	0	0
tb.dut.u_sysrst_ctrl_ulp.u_sysrst_ctrl_detect_ac_present.EnterDebounceSt_A	0	0	10142749	91	0	0
tb.dut.u_sysrst_ctrl_ulp.u_sysrst_ctrl_detect_ac_present.EnterDetectSt_A	0	0	10142749	58	0	0
tb.dut.u_sysrst_ctrl_ulp.u_sysrst_ctrl_detect_ac_present.EnterStableSt_A	0	0	10142749	51	0	0
tb.dut.u_sysrst_ctrl_ulp.u_sysrst_ctrl_detect_ac_present.PulseIsPulse_A	0	0	10142749	51	0	0
tb.dut.u_sysrst_ctrl_ulp.u_sysrst_ctrl_detect_ac_present.StayInStableSt	0	0	10142749	410794	0	0
tb.dut.u_sysrst_ctrl_ulp.u_sysrst_ctrl_detect_ac_present.gen_high_event_sva.HighLevelEvent_A	0	0	10142749	9509518	0	0
tb.dut.u_sysrst_ctrl_ulp.u_sysrst_ctrl_detect_ac_present.gen_high_level_sva.HighLevelEvent_A	0	0	10142749	9509518	0	0
tb.dut.u_sysrst_ctrl_ulp.u_sysrst_ctrl_detect_ac_present.gen_sticky_sva.StableStDropOut_A	0	0	10142749	435113	0	0
tb.dut.u_sysrst_ctrl_ulp.u_sysrst_ctrl_detect_lid_open.CntClr_A	0	0	10142749	169	0	0
tb.dut.u_sysrst_ctrl_ulp.u_sysrst_ctrl_detect_lid_open.CntIncr_A	0	0	10142749	6607	0	0
tb.dut.u_sysrst_ctrl_ulp.u_sysrst_ctrl_detect_lid_open.CntNoWrap_A	0	0	10142749	9507006	0	0
tb.dut.u_sysrst_ctrl_ulp.u_sysrst_ctrl_detect_lid_open.DetectStDropOut_A	0	0	10142749	12	0	0
tb.dut.u_sysrst_ctrl_ulp.u_sysrst_ctrl_detect_lid_open.DetectedOut_A	0	0	10142749	5587	0	0
tb.dut.u_sysrst_ctrl_ulp.u_sysrst_ctrl_detect_lid_open.DetectedPulseOut_A	0	0	10142749	38	0	0
tb.dut.u_sysrst_ctrl_ulp.u_sysrst_ctrl_detect_lid_open.DisabledIdleSt_A	0	0	10142749	8569085	0	0
tb.dut.u_sysrst_ctrl_ulp.u_sysrst_ctrl_detect_lid_open.DisabledNoDetection_A	0	0	10142749	8571427	0	0
tb.dut.u_sysrst_ctrl_ulp.u_sysrst_ctrl_detect_lid_open.EnterDebounceSt_A	0	0	10142749	121	0	0
tb.dut.u_sysrst_ctrl_ulp.u_sysrst_ctrl_detect_lid_open.EnterDetectSt_A	0	0	10142749	50	0	0
tb.dut.u_sysrst_ctrl_ulp.u_sysrst_ctrl_detect_lid_open.EnterStableSt_A	0	0	10142749	38	0	0
tb.dut.u_sysrst_ctrl_ulp.u_sysrst_ctrl_detect_lid_open.PulseIsPulse_A	0	0	10142749	38	0	0
tb.dut.u_sysrst_ctrl_ulp.u_sysrst_ctrl_detect_lid_open.StayInStableSt	0	0	10142749	5549	0	0
tb.dut.u_sysrst_ctrl_ulp.u_sysrst_ctrl_detect_lid_open.gen_high_level_sva.HighLevelEvent_A	0	0	10142749	9509518	0	0
tb.dut.u_sysrst_ctrl_ulp.u_sysrst_ctrl_detect_lid_open.gen_sticky_sva.StableStDropOut_A	0	0	10142749	917396	0	0
tb.dut.u_sysrst_ctrl_ulp.u_sysrst_ctrl_detect_pwrb.CntClr_A	0	0	10142749	161	0	0
tb.dut.u_sysrst_ctrl_ulp.u_sysrst_ctrl_detect_pwrb.CntIncr_A	0	0	10142749	124869	0	0
tb.dut.u_sysrst_ctrl_ulp.u_sysrst_ctrl_detect_pwrb.CntNoWrap_A	0	0	10142749	9507014	0	0
tb.dut.u_sysrst_ctrl_ulp.u_sysrst_ctrl_detect_pwrb.DetectStDropOut_A	0	0	10142749	11	0	0
tb.dut.u_sysrst_ctrl_ulp.u_sysrst_ctrl_detect_pwrb.DetectedOut_A	0	0	10142749	192920	0	0
tb.dut.u_sysrst_ctrl_ulp.u_sysrst_ctrl_detect_pwrb.DetectedPulseOut_A	0	0	10142749	45	0	0
tb.dut.u_sysrst_ctrl_ulp.u_sysrst_ctrl_detect_pwrb.DisabledIdleSt_A	0	0	10142749	8569085	0	0
tb.dut.u_sysrst_ctrl_ulp.u_sysrst_ctrl_detect_pwrb.DisabledNoDetection_A	0	0	10142749	8571427	0	0
tb.dut.u_sysrst_ctrl_ulp.u_sysrst_ctrl_detect_pwrb.EnterDebounceSt_A	0	0	10142749	107	0	0
tb.dut.u_sysrst_ctrl_ulp.u_sysrst_ctrl_detect_pwrb.EnterDetectSt_A	0	0	10142749	56	0	0
tb.dut.u_sysrst_ctrl_ulp.u_sysrst_ctrl_detect_pwrb.EnterStableSt_A	0	0	10142749	45	0	0
tb.dut.u_sysrst_ctrl_ulp.u_sysrst_ctrl_detect_pwrb.PulseIsPulse_A	0	0	10142749	45	0	0
tb.dut.u_sysrst_ctrl_ulp.u_sysrst_ctrl_detect_pwrb.StayInStableSt	0	0	10142749	192875	0	0
tb.dut.u_sysrst_ctrl_ulp.u_sysrst_ctrl_detect_pwrb.gen_edge_to_low_event_sva.EdgeToLowEvent_A	0	0	10142749	7002	0	0
tb.dut.u_sysrst_ctrl_ulp.u_sysrst_ctrl_detect_pwrb.gen_low_level_sva.LowLevelEvent_A	0	0	10142749	9509518	0	0
tb.dut.u_sysrst_ctrl_ulp.u_sysrst_ctrl_detect_pwrb.gen_sticky_sva.StableStDropOut_A	0	0	10142749	6486	0	0

Assertions Incomplete:

ASSERTIONS	CATEGORY	SEVERITY	ATTEMPTS	REAL SUCCESSES	FAILURES	INCOMPLETE	SRC
tb.dut.u_reg.u_wkup_status_cdc.u_arb.gen_wr_req.DstUpdateReqCheck_A	0	0	10386743	881	0	912

---

Detail Report for Cover Sequences

Cover Sequences All Matches:

COVER SEQUENCES	CATEGORY	SEVERITY	ATTEMPTS	ALL MATCHES	FIRST MATCHES	INCOMPLETE	SRC
tb.dut.tlul_assert_device.gen_device_cov.aValidNotAccepted_C	0	0	1592125642	568704	568704	0
tb.dut.tlul_assert_device.gen_device_cov.a_addressChangedNotAccepted_C	0	0	1592125642	3251	3251	0
tb.dut.tlul_assert_device.gen_device_cov.a_dataChangedNotAccepted_C	0	0	1592125642	8502	8502	0
tb.dut.tlul_assert_device.gen_device_cov.a_maskChangedNotAccepted_C	0	0	1592125642	6444	6444	0
tb.dut.tlul_assert_device.gen_device_cov.a_opcodeChangedNotAccepted_C	0	0	1592125642	8275	8275	0
tb.dut.tlul_assert_device.gen_device_cov.a_sizeChangedNotAccepted_C	0	0	1592125642	5066	5066	0
tb.dut.tlul_assert_device.gen_device_cov.a_sourceChangedNotAccepted_C	0	0	1592125642	2858	2858	0
tb.dut.tlul_assert_device.gen_device_cov.b2bReqWithSameAddr_C	0	0	1592125642	4071	4071	0
tb.dut.tlul_assert_device.gen_device_cov.b2bReq_C	0	0	1592125642	11743	11743	0
tb.dut.tlul_assert_device.gen_device_cov.b2bSameSource_C	0	0	1592125642	94417	94417	852

Cover Sequences First Matches:

COVER SEQUENCES	CATEGORY	SEVERITY	ATTEMPTS	ALL MATCHES	FIRST MATCHES	INCOMPLETE	SRC
tb.dut.tlul_assert_device.gen_device_cov.aValidNotAccepted_C	0	0	1592125642	568704	568704	0
tb.dut.tlul_assert_device.gen_device_cov.a_addressChangedNotAccepted_C	0	0	1592125642	3251	3251	0
tb.dut.tlul_assert_device.gen_device_cov.a_dataChangedNotAccepted_C	0	0	1592125642	8502	8502	0
tb.dut.tlul_assert_device.gen_device_cov.a_maskChangedNotAccepted_C	0	0	1592125642	6444	6444	0
tb.dut.tlul_assert_device.gen_device_cov.a_opcodeChangedNotAccepted_C	0	0	1592125642	8275	8275	0
tb.dut.tlul_assert_device.gen_device_cov.a_sizeChangedNotAccepted_C	0	0	1592125642	5066	5066	0
tb.dut.tlul_assert_device.gen_device_cov.a_sourceChangedNotAccepted_C	0	0	1592125642	2858	2858	0
tb.dut.tlul_assert_device.gen_device_cov.b2bReqWithSameAddr_C	0	0	1592125642	4071	4071	0
tb.dut.tlul_assert_device.gen_device_cov.b2bReq_C	0	0	1592125642	11743	11743	0
tb.dut.tlul_assert_device.gen_device_cov.b2bSameSource_C	0	0	1592125642	94417	94417	852