Assertions
dashboard | hierarchy | modlist | groups | tests | asserts
Assertions by Category
ASSERTPROPERTIESSEQUENCES
Total1028010
Category 01028010

Assertions by Severity
ASSERTPROPERTIESSEQUENCES
Total1028010
Severity 01028010

Summary for Assertions
NUMBERPERCENT
Total Number1028100.00
Uncovered50.49
Success102399.51
Failure00.00
Incomplete10.10
Without Attempts00.00

Summary for Cover Sequences
NUMBERPERCENT
Total Number10100.00
Uncovered00.00
All Matches10100.00
First Matches10100.00
Go previous page
ASSERTIONSCATEGORYSEVERITYATTEMPTSREAL SUCCESSESFAILURESINCOMPLETE
tb.dut.tlul_assert_device.gen_assert_final[91].noOutstandingReqsAtEndOfSim_A 0091191100
tb.dut.tlul_assert_device.gen_assert_final[92].noOutstandingReqsAtEndOfSim_A 0091191100
tb.dut.tlul_assert_device.gen_assert_final[93].noOutstandingReqsAtEndOfSim_A 0091191100
tb.dut.tlul_assert_device.gen_assert_final[94].noOutstandingReqsAtEndOfSim_A 0091191100
tb.dut.tlul_assert_device.gen_assert_final[95].noOutstandingReqsAtEndOfSim_A 0091191100
tb.dut.tlul_assert_device.gen_assert_final[96].noOutstandingReqsAtEndOfSim_A 0091191100
tb.dut.tlul_assert_device.gen_assert_final[97].noOutstandingReqsAtEndOfSim_A 0091191100
tb.dut.tlul_assert_device.gen_assert_final[98].noOutstandingReqsAtEndOfSim_A 0091191100
tb.dut.tlul_assert_device.gen_assert_final[99].noOutstandingReqsAtEndOfSim_A 0091191100
tb.dut.tlul_assert_device.gen_assert_final[9].noOutstandingReqsAtEndOfSim_A 0091191100
tb.dut.tlul_assert_device.gen_device.aDataKnown_M 001230831122387248600
tb.dut.tlul_assert_device.gen_device.addrSizeAlignedErr_A 001230830570580200
tb.dut.tlul_assert_device.gen_device.contigMask_M 0012308311222147389100
tb.dut.tlul_assert_device.gen_device.dDataKnown_A 00123083112218200600
tb.dut.tlul_assert_device.gen_device.legalAOpcodeErr_A 001230830570588500
tb.dut.tlul_assert_device.gen_device.legalAParam_M 0012308311222438870400
tb.dut.tlul_assert_device.gen_device.legalDParam_A 00123083112260390900
tb.dut.tlul_assert_device.gen_device.pendingReqPerSrc_M 0012308311222438870400
tb.dut.tlul_assert_device.gen_device.respMustHaveReq_A 00123083112260390900
tb.dut.tlul_assert_device.gen_device.respOpcode_A 00123083112260390900
tb.dut.tlul_assert_device.gen_device.respSzEqReqSz_A 00123083112260390900
tb.dut.tlul_assert_device.gen_device.sizeGTEMaskErr_A 001230830570379200
tb.dut.tlul_assert_device.gen_device.sizeMatchesMaskErr_A 001230830570373400
tb.dut.tlul_assert_device.p_dbw.TlDbw_A 0091191100
tb.dut.u_reg.en2addrHit 00123083057026185600
tb.dut.u_reg.reAfterRv 00123083057026185600
tb.dut.u_reg.rePulse 00123083057013444900
tb.dut.u_reg.u_auto_block_debounce_ctl_cdc.BusySrcReqChk_A 001230830570140718900
tb.dut.u_reg.u_auto_block_debounce_ctl_cdc.DstReqKnown_A 00111587571029750300
tb.dut.u_reg.u_auto_block_debounce_ctl_cdc.SrcAckBusyChk_A 001230830570131600
tb.dut.u_reg.u_auto_block_debounce_ctl_cdc.SrcBusyKnown_A 001230830570122903991300
tb.dut.u_reg.u_auto_block_debounce_ctl_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001230830570131600
tb.dut.u_reg.u_auto_block_debounce_ctl_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 0011158757131600
tb.dut.u_reg.u_auto_block_debounce_ctl_cdc.u_src_to_dst_req.DstPulseCheck_A 0011158757125700
tb.dut.u_reg.u_auto_block_debounce_ctl_cdc.u_src_to_dst_req.SrcPulseCheck_M 001230830570132200
tb.dut.u_reg.u_auto_block_out_ctl_cdc.BusySrcReqChk_A 001230830570132629400
tb.dut.u_reg.u_auto_block_out_ctl_cdc.DstReqKnown_A 00111587571029750300
tb.dut.u_reg.u_auto_block_out_ctl_cdc.SrcAckBusyChk_A 001230830570118900
tb.dut.u_reg.u_auto_block_out_ctl_cdc.SrcBusyKnown_A 001230830570122903991300
tb.dut.u_reg.u_auto_block_out_ctl_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001230830570118900
tb.dut.u_reg.u_auto_block_out_ctl_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 0011158757118900
tb.dut.u_reg.u_auto_block_out_ctl_cdc.u_src_to_dst_req.DstPulseCheck_A 0011158757112800
tb.dut.u_reg.u_auto_block_out_ctl_cdc.u_src_to_dst_req.SrcPulseCheck_M 001230830570119600
tb.dut.u_reg.u_chk.PayLoadWidthCheck 0091191100
tb.dut.u_reg.u_com_det_ctl_0_cdc.BusySrcReqChk_A 001230830570197363500
tb.dut.u_reg.u_com_det_ctl_0_cdc.DstReqKnown_A 00111587571029750300
tb.dut.u_reg.u_com_det_ctl_0_cdc.SrcAckBusyChk_A 001230830570188100
tb.dut.u_reg.u_com_det_ctl_0_cdc.SrcBusyKnown_A 001230830570122903991300
tb.dut.u_reg.u_com_det_ctl_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001230830570188100
tb.dut.u_reg.u_com_det_ctl_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 0011158757188100
tb.dut.u_reg.u_com_det_ctl_0_cdc.u_src_to_dst_req.DstPulseCheck_A 0011158757182500
tb.dut.u_reg.u_com_det_ctl_0_cdc.u_src_to_dst_req.SrcPulseCheck_M 001230830570188800
tb.dut.u_reg.u_com_det_ctl_1_cdc.BusySrcReqChk_A 001230830570193749900
tb.dut.u_reg.u_com_det_ctl_1_cdc.DstReqKnown_A 00111587571029750300
tb.dut.u_reg.u_com_det_ctl_1_cdc.SrcAckBusyChk_A 001230830570183000
tb.dut.u_reg.u_com_det_ctl_1_cdc.SrcBusyKnown_A 001230830570122903991300
tb.dut.u_reg.u_com_det_ctl_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001230830570183000
tb.dut.u_reg.u_com_det_ctl_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 0011158757183000
tb.dut.u_reg.u_com_det_ctl_1_cdc.u_src_to_dst_req.DstPulseCheck_A 0011158757176800
tb.dut.u_reg.u_com_det_ctl_1_cdc.u_src_to_dst_req.SrcPulseCheck_M 001230830570183900
tb.dut.u_reg.u_com_det_ctl_2_cdc.BusySrcReqChk_A 001230830570192882200
tb.dut.u_reg.u_com_det_ctl_2_cdc.DstReqKnown_A 00111587571029750300
tb.dut.u_reg.u_com_det_ctl_2_cdc.SrcAckBusyChk_A 001230830570181500
tb.dut.u_reg.u_com_det_ctl_2_cdc.SrcBusyKnown_A 001230830570122903991300
tb.dut.u_reg.u_com_det_ctl_2_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001230830570181500
tb.dut.u_reg.u_com_det_ctl_2_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 0011158757181500
tb.dut.u_reg.u_com_det_ctl_2_cdc.u_src_to_dst_req.DstPulseCheck_A 0011158757176200
tb.dut.u_reg.u_com_det_ctl_2_cdc.u_src_to_dst_req.SrcPulseCheck_M 001230830570182200
tb.dut.u_reg.u_com_det_ctl_3_cdc.BusySrcReqChk_A 001230830570194111500
tb.dut.u_reg.u_com_det_ctl_3_cdc.DstReqKnown_A 00111587571029750300
tb.dut.u_reg.u_com_det_ctl_3_cdc.SrcAckBusyChk_A 001230830570185200
tb.dut.u_reg.u_com_det_ctl_3_cdc.SrcBusyKnown_A 001230830570122903991300
tb.dut.u_reg.u_com_det_ctl_3_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001230830570185200
tb.dut.u_reg.u_com_det_ctl_3_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 0011158757185200
tb.dut.u_reg.u_com_det_ctl_3_cdc.u_src_to_dst_req.DstPulseCheck_A 0011158757179400
tb.dut.u_reg.u_com_det_ctl_3_cdc.u_src_to_dst_req.SrcPulseCheck_M 001230830570186000
tb.dut.u_reg.u_com_out_ctl_0_cdc.BusySrcReqChk_A 001230830570200901500
tb.dut.u_reg.u_com_out_ctl_0_cdc.DstReqKnown_A 00111587571029750300
tb.dut.u_reg.u_com_out_ctl_0_cdc.SrcAckBusyChk_A 001230830570191900
tb.dut.u_reg.u_com_out_ctl_0_cdc.SrcBusyKnown_A 001230830570122903991300
tb.dut.u_reg.u_com_out_ctl_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001230830570191900
tb.dut.u_reg.u_com_out_ctl_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 0011158757191900
tb.dut.u_reg.u_com_out_ctl_0_cdc.u_src_to_dst_req.DstPulseCheck_A 0011158757185600
tb.dut.u_reg.u_com_out_ctl_0_cdc.u_src_to_dst_req.SrcPulseCheck_M 001230830570192500
tb.dut.u_reg.u_com_out_ctl_1_cdc.BusySrcReqChk_A 001230830570194009800
tb.dut.u_reg.u_com_out_ctl_1_cdc.DstReqKnown_A 00111587571029750300
tb.dut.u_reg.u_com_out_ctl_1_cdc.SrcAckBusyChk_A 001230830570183300
tb.dut.u_reg.u_com_out_ctl_1_cdc.SrcBusyKnown_A 001230830570122903991300
tb.dut.u_reg.u_com_out_ctl_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001230830570183300
tb.dut.u_reg.u_com_out_ctl_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 0011158757183300
tb.dut.u_reg.u_com_out_ctl_1_cdc.u_src_to_dst_req.DstPulseCheck_A 0011158757177400
tb.dut.u_reg.u_com_out_ctl_1_cdc.u_src_to_dst_req.SrcPulseCheck_M 001230830570183900
tb.dut.u_reg.u_com_out_ctl_2_cdc.BusySrcReqChk_A 001230830570190940600
tb.dut.u_reg.u_com_out_ctl_2_cdc.DstReqKnown_A 00111587571029750300
tb.dut.u_reg.u_com_out_ctl_2_cdc.SrcAckBusyChk_A 001230830570181400
tb.dut.u_reg.u_com_out_ctl_2_cdc.SrcBusyKnown_A 001230830570122903991300
tb.dut.u_reg.u_com_out_ctl_2_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001230830570181400
tb.dut.u_reg.u_com_out_ctl_2_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 0011158757181400
tb.dut.u_reg.u_com_out_ctl_2_cdc.u_src_to_dst_req.DstPulseCheck_A 0011158757175600
tb.dut.u_reg.u_com_out_ctl_2_cdc.u_src_to_dst_req.SrcPulseCheck_M 001230830570182100
tb.dut.u_reg.u_com_out_ctl_3_cdc.BusySrcReqChk_A 001230830570192014300
tb.dut.u_reg.u_com_out_ctl_3_cdc.DstReqKnown_A 00111587571029750300
tb.dut.u_reg.u_com_out_ctl_3_cdc.SrcAckBusyChk_A 001230830570182100
tb.dut.u_reg.u_com_out_ctl_3_cdc.SrcBusyKnown_A 001230830570122903991300
tb.dut.u_reg.u_com_out_ctl_3_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001230830570182100
tb.dut.u_reg.u_com_out_ctl_3_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 0011158757182100
tb.dut.u_reg.u_com_out_ctl_3_cdc.u_src_to_dst_req.DstPulseCheck_A 0011158757176000
tb.dut.u_reg.u_com_out_ctl_3_cdc.u_src_to_dst_req.SrcPulseCheck_M 001230830570182800
tb.dut.u_reg.u_com_pre_det_ctl_0_cdc.BusySrcReqChk_A 001230830570148988700
tb.dut.u_reg.u_com_pre_det_ctl_0_cdc.DstReqKnown_A 00111587571029750300
tb.dut.u_reg.u_com_pre_det_ctl_0_cdc.SrcAckBusyChk_A 001230830570126000
tb.dut.u_reg.u_com_pre_det_ctl_0_cdc.SrcBusyKnown_A 001230830570122903991300
tb.dut.u_reg.u_com_pre_det_ctl_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001230830570126000
tb.dut.u_reg.u_com_pre_det_ctl_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 0011158757126000
tb.dut.u_reg.u_com_pre_det_ctl_0_cdc.u_src_to_dst_req.DstPulseCheck_A 0011158757119900
tb.dut.u_reg.u_com_pre_det_ctl_0_cdc.u_src_to_dst_req.SrcPulseCheck_M 001230830570126700
tb.dut.u_reg.u_com_pre_det_ctl_1_cdc.BusySrcReqChk_A 001230830570151346100
tb.dut.u_reg.u_com_pre_det_ctl_1_cdc.DstReqKnown_A 00111587571029750300
tb.dut.u_reg.u_com_pre_det_ctl_1_cdc.SrcAckBusyChk_A 001230830570129700
tb.dut.u_reg.u_com_pre_det_ctl_1_cdc.SrcBusyKnown_A 001230830570122903991300
tb.dut.u_reg.u_com_pre_det_ctl_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001230830570129700
tb.dut.u_reg.u_com_pre_det_ctl_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 0011158757129700
tb.dut.u_reg.u_com_pre_det_ctl_1_cdc.u_src_to_dst_req.DstPulseCheck_A 0011158757124100
tb.dut.u_reg.u_com_pre_det_ctl_1_cdc.u_src_to_dst_req.SrcPulseCheck_M 001230830570130500
tb.dut.u_reg.u_com_pre_det_ctl_2_cdc.BusySrcReqChk_A 001230830570147548500
tb.dut.u_reg.u_com_pre_det_ctl_2_cdc.DstReqKnown_A 00111587571029750300
tb.dut.u_reg.u_com_pre_det_ctl_2_cdc.SrcAckBusyChk_A 001230830570127900
tb.dut.u_reg.u_com_pre_det_ctl_2_cdc.SrcBusyKnown_A 001230830570122903991300
tb.dut.u_reg.u_com_pre_det_ctl_2_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001230830570127900
tb.dut.u_reg.u_com_pre_det_ctl_2_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 0011158757127900
tb.dut.u_reg.u_com_pre_det_ctl_2_cdc.u_src_to_dst_req.DstPulseCheck_A 0011158757122300
tb.dut.u_reg.u_com_pre_det_ctl_2_cdc.u_src_to_dst_req.SrcPulseCheck_M 001230830570128700
tb.dut.u_reg.u_com_pre_det_ctl_3_cdc.BusySrcReqChk_A 001230830570144352200
tb.dut.u_reg.u_com_pre_det_ctl_3_cdc.DstReqKnown_A 00111587571029750300
tb.dut.u_reg.u_com_pre_det_ctl_3_cdc.SrcAckBusyChk_A 001230830570125400
tb.dut.u_reg.u_com_pre_det_ctl_3_cdc.SrcBusyKnown_A 001230830570122903991300
tb.dut.u_reg.u_com_pre_det_ctl_3_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001230830570125400
tb.dut.u_reg.u_com_pre_det_ctl_3_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 0011158757125400
tb.dut.u_reg.u_com_pre_det_ctl_3_cdc.u_src_to_dst_req.DstPulseCheck_A 0011158757120000
tb.dut.u_reg.u_com_pre_det_ctl_3_cdc.u_src_to_dst_req.SrcPulseCheck_M 001230830570126100
tb.dut.u_reg.u_com_pre_sel_ctl_0_cdc.BusySrcReqChk_A 001230830570717855400
tb.dut.u_reg.u_com_pre_sel_ctl_0_cdc.DstReqKnown_A 00111587571029750300
tb.dut.u_reg.u_com_pre_sel_ctl_0_cdc.SrcAckBusyChk_A 001230830570722200
tb.dut.u_reg.u_com_pre_sel_ctl_0_cdc.SrcBusyKnown_A 001230830570122903991300
tb.dut.u_reg.u_com_pre_sel_ctl_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001230830570722200
tb.dut.u_reg.u_com_pre_sel_ctl_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 0011158757722200
tb.dut.u_reg.u_com_pre_sel_ctl_0_cdc.u_src_to_dst_req.DstPulseCheck_A 0011158757716300
tb.dut.u_reg.u_com_pre_sel_ctl_0_cdc.u_src_to_dst_req.SrcPulseCheck_M 001230830570722900
tb.dut.u_reg.u_com_pre_sel_ctl_1_cdc.BusySrcReqChk_A 001230830570707623000
tb.dut.u_reg.u_com_pre_sel_ctl_1_cdc.DstReqKnown_A 00111587571029750300
tb.dut.u_reg.u_com_pre_sel_ctl_1_cdc.SrcAckBusyChk_A 001230830570709600
tb.dut.u_reg.u_com_pre_sel_ctl_1_cdc.SrcBusyKnown_A 001230830570122903991300
tb.dut.u_reg.u_com_pre_sel_ctl_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001230830570709600
tb.dut.u_reg.u_com_pre_sel_ctl_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 0011158757709600
tb.dut.u_reg.u_com_pre_sel_ctl_1_cdc.u_src_to_dst_req.DstPulseCheck_A 0011158757703200
tb.dut.u_reg.u_com_pre_sel_ctl_1_cdc.u_src_to_dst_req.SrcPulseCheck_M 001230830570710300
tb.dut.u_reg.u_com_pre_sel_ctl_2_cdc.BusySrcReqChk_A 001230830570701770300
tb.dut.u_reg.u_com_pre_sel_ctl_2_cdc.DstReqKnown_A 00111587571029750300
tb.dut.u_reg.u_com_pre_sel_ctl_2_cdc.SrcAckBusyChk_A 001230830570714600
tb.dut.u_reg.u_com_pre_sel_ctl_2_cdc.SrcBusyKnown_A 001230830570122903991300
tb.dut.u_reg.u_com_pre_sel_ctl_2_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001230830570714600
tb.dut.u_reg.u_com_pre_sel_ctl_2_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 0011158757714600
tb.dut.u_reg.u_com_pre_sel_ctl_2_cdc.u_src_to_dst_req.DstPulseCheck_A 0011158757708800
tb.dut.u_reg.u_com_pre_sel_ctl_2_cdc.u_src_to_dst_req.SrcPulseCheck_M 001230830570715200
tb.dut.u_reg.u_com_pre_sel_ctl_3_cdc.BusySrcReqChk_A 001230830570705313500
tb.dut.u_reg.u_com_pre_sel_ctl_3_cdc.DstReqKnown_A 00111587571029750300
tb.dut.u_reg.u_com_pre_sel_ctl_3_cdc.SrcAckBusyChk_A 001230830570726300
tb.dut.u_reg.u_com_pre_sel_ctl_3_cdc.SrcBusyKnown_A 001230830570122903991300
tb.dut.u_reg.u_com_pre_sel_ctl_3_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001230830570726300
tb.dut.u_reg.u_com_pre_sel_ctl_3_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 0011158757726300
tb.dut.u_reg.u_com_pre_sel_ctl_3_cdc.u_src_to_dst_req.DstPulseCheck_A 0011158757719800
tb.dut.u_reg.u_com_pre_sel_ctl_3_cdc.u_src_to_dst_req.SrcPulseCheck_M 001230830570727000
tb.dut.u_reg.u_com_sel_ctl_0_cdc.BusySrcReqChk_A 001230830570768175400
tb.dut.u_reg.u_com_sel_ctl_0_cdc.DstReqKnown_A 00111587571029750300
tb.dut.u_reg.u_com_sel_ctl_0_cdc.SrcAckBusyChk_A 001230830570779500
tb.dut.u_reg.u_com_sel_ctl_0_cdc.SrcBusyKnown_A 001230830570122903991300
tb.dut.u_reg.u_com_sel_ctl_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001230830570779500
tb.dut.u_reg.u_com_sel_ctl_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 0011158757779500
tb.dut.u_reg.u_com_sel_ctl_0_cdc.u_src_to_dst_req.DstPulseCheck_A 0011158757773000
tb.dut.u_reg.u_com_sel_ctl_0_cdc.u_src_to_dst_req.SrcPulseCheck_M 001230830570780000
tb.dut.u_reg.u_com_sel_ctl_1_cdc.BusySrcReqChk_A 001230830570757936100
tb.dut.u_reg.u_com_sel_ctl_1_cdc.DstReqKnown_A 00111587571029750300
tb.dut.u_reg.u_com_sel_ctl_1_cdc.SrcAckBusyChk_A 001230830570764100
tb.dut.u_reg.u_com_sel_ctl_1_cdc.SrcBusyKnown_A 001230830570122903991300
tb.dut.u_reg.u_com_sel_ctl_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001230830570764100
tb.dut.u_reg.u_com_sel_ctl_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 0011158757764100
tb.dut.u_reg.u_com_sel_ctl_1_cdc.u_src_to_dst_req.DstPulseCheck_A 0011158757757900
tb.dut.u_reg.u_com_sel_ctl_1_cdc.u_src_to_dst_req.SrcPulseCheck_M 001230830570764700
tb.dut.u_reg.u_com_sel_ctl_2_cdc.BusySrcReqChk_A 001230830570753420600
tb.dut.u_reg.u_com_sel_ctl_2_cdc.DstReqKnown_A 00111587571029750300
tb.dut.u_reg.u_com_sel_ctl_2_cdc.SrcAckBusyChk_A 001230830570770300
tb.dut.u_reg.u_com_sel_ctl_2_cdc.SrcBusyKnown_A 001230830570122903991300
tb.dut.u_reg.u_com_sel_ctl_2_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001230830570770300
tb.dut.u_reg.u_com_sel_ctl_2_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 0011158757770300
tb.dut.u_reg.u_com_sel_ctl_2_cdc.u_src_to_dst_req.DstPulseCheck_A 0011158757764100
tb.dut.u_reg.u_com_sel_ctl_2_cdc.u_src_to_dst_req.SrcPulseCheck_M 001230830570770900
tb.dut.u_reg.u_com_sel_ctl_3_cdc.BusySrcReqChk_A 001230830570755643100
tb.dut.u_reg.u_com_sel_ctl_3_cdc.DstReqKnown_A 00111587571029750300
tb.dut.u_reg.u_com_sel_ctl_3_cdc.SrcAckBusyChk_A 001230830570784600
tb.dut.u_reg.u_com_sel_ctl_3_cdc.SrcBusyKnown_A 001230830570122903991300
tb.dut.u_reg.u_com_sel_ctl_3_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001230830570784600
tb.dut.u_reg.u_com_sel_ctl_3_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 0011158757784600
tb.dut.u_reg.u_com_sel_ctl_3_cdc.u_src_to_dst_req.DstPulseCheck_A 0011158757778100
tb.dut.u_reg.u_com_sel_ctl_3_cdc.u_src_to_dst_req.SrcPulseCheck_M 001230830570785500
tb.dut.u_reg.u_ec_rst_ctl_cdc.BusySrcReqChk_A 001230830570204698000
tb.dut.u_reg.u_ec_rst_ctl_cdc.DstReqKnown_A 00111587571029750300
tb.dut.u_reg.u_ec_rst_ctl_cdc.SrcAckBusyChk_A 001230830570199700
tb.dut.u_reg.u_ec_rst_ctl_cdc.SrcBusyKnown_A 001230830570122903991300
tb.dut.u_reg.u_ec_rst_ctl_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001230830570199700
tb.dut.u_reg.u_ec_rst_ctl_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 0011158757199700
tb.dut.u_reg.u_ec_rst_ctl_cdc.u_src_to_dst_req.DstPulseCheck_A 0011158757194000
tb.dut.u_reg.u_ec_rst_ctl_cdc.u_src_to_dst_req.SrcPulseCheck_M 001230830570200500
tb.dut.u_reg.u_key_intr_ctl_cdc.BusySrcReqChk_A 001230830570120940900
tb.dut.u_reg.u_key_intr_ctl_cdc.DstReqKnown_A 00111587571029750300
tb.dut.u_reg.u_key_intr_ctl_cdc.SrcAckBusyChk_A 001230830570104300
tb.dut.u_reg.u_key_intr_ctl_cdc.SrcBusyKnown_A 001230830570122903991300
tb.dut.u_reg.u_key_intr_ctl_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001230830570104300
tb.dut.u_reg.u_key_intr_ctl_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 0011158757104300
tb.dut.u_reg.u_key_intr_ctl_cdc.u_src_to_dst_req.DstPulseCheck_A 001115875798500
tb.dut.u_reg.u_key_intr_ctl_cdc.u_src_to_dst_req.SrcPulseCheck_M 001230830570105100
tb.dut.u_reg.u_key_intr_debounce_ctl_cdc.BusySrcReqChk_A 001230830570206771300
tb.dut.u_reg.u_key_intr_debounce_ctl_cdc.DstReqKnown_A 00111587571029750300
tb.dut.u_reg.u_key_intr_debounce_ctl_cdc.SrcAckBusyChk_A 001230830570204500
tb.dut.u_reg.u_key_intr_debounce_ctl_cdc.SrcBusyKnown_A 001230830570122903991300
tb.dut.u_reg.u_key_intr_debounce_ctl_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001230830570204500
tb.dut.u_reg.u_key_intr_debounce_ctl_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 0011158757204500
tb.dut.u_reg.u_key_intr_debounce_ctl_cdc.u_src_to_dst_req.DstPulseCheck_A 0011158757198600
tb.dut.u_reg.u_key_intr_debounce_ctl_cdc.u_src_to_dst_req.SrcPulseCheck_M 001230830570205200
tb.dut.u_reg.u_key_invert_ctl_cdc.BusySrcReqChk_A 001230830570271211500
tb.dut.u_reg.u_key_invert_ctl_cdc.DstReqKnown_A 00111587571029750300
tb.dut.u_reg.u_key_invert_ctl_cdc.SrcAckBusyChk_A 001230830570304300
tb.dut.u_reg.u_key_invert_ctl_cdc.SrcBusyKnown_A 001230830570122903991300
tb.dut.u_reg.u_key_invert_ctl_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001230830570304300
tb.dut.u_reg.u_key_invert_ctl_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 0011158757304300
tb.dut.u_reg.u_key_invert_ctl_cdc.u_src_to_dst_req.DstPulseCheck_A 0011158757298600
tb.dut.u_reg.u_key_invert_ctl_cdc.u_src_to_dst_req.SrcPulseCheck_M 001230830570304900
tb.dut.u_reg.u_pin_allowed_ctl_cdc.BusySrcReqChk_A 001230830570599193000
tb.dut.u_reg.u_pin_allowed_ctl_cdc.DstReqKnown_A 00111587571029750300
tb.dut.u_reg.u_pin_allowed_ctl_cdc.SrcAckBusyChk_A 001230830570673500
tb.dut.u_reg.u_pin_allowed_ctl_cdc.SrcBusyKnown_A 001230830570122903991300
tb.dut.u_reg.u_pin_allowed_ctl_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001230830570673500
tb.dut.u_reg.u_pin_allowed_ctl_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 0011158757673500
tb.dut.u_reg.u_pin_allowed_ctl_cdc.u_src_to_dst_req.DstPulseCheck_A 0011158757667900
tb.dut.u_reg.u_pin_allowed_ctl_cdc.u_src_to_dst_req.SrcPulseCheck_M 001230830570674500
tb.dut.u_reg.u_pin_out_ctl_cdc.BusySrcReqChk_A 001230830570708929900
tb.dut.u_reg.u_pin_out_ctl_cdc.DstReqKnown_A 00111587571029750300
tb.dut.u_reg.u_pin_out_ctl_cdc.SrcAckBusyChk_A 001230830570788200
tb.dut.u_reg.u_pin_out_ctl_cdc.SrcBusyKnown_A 001230830570122903991300
tb.dut.u_reg.u_pin_out_ctl_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001230830570788200
tb.dut.u_reg.u_pin_out_ctl_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 0011158757788200
tb.dut.u_reg.u_pin_out_ctl_cdc.u_src_to_dst_req.DstPulseCheck_A 0011158757782400
tb.dut.u_reg.u_pin_out_ctl_cdc.u_src_to_dst_req.SrcPulseCheck_M 001230830570789000
tb.dut.u_reg.u_pin_out_value_cdc.BusySrcReqChk_A 001230830570594759300
tb.dut.u_reg.u_pin_out_value_cdc.DstReqKnown_A 00111587571029750300
tb.dut.u_reg.u_pin_out_value_cdc.SrcAckBusyChk_A 001230830570661800
tb.dut.u_reg.u_pin_out_value_cdc.SrcBusyKnown_A 001230830570122903991300
tb.dut.u_reg.u_pin_out_value_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001230830570661800
tb.dut.u_reg.u_pin_out_value_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 0011158757661800
tb.dut.u_reg.u_pin_out_value_cdc.u_src_to_dst_req.DstPulseCheck_A 0011158757656200
tb.dut.u_reg.u_pin_out_value_cdc.u_src_to_dst_req.SrcPulseCheck_M 001230830570662700
tb.dut.u_reg.u_reg_if.AllowedLatency_A 0091191100
tb.dut.u_reg.u_reg_if.MatchedWidthAssert 0091191100
tb.dut.u_reg.u_reg_if.u_err.dataWidthOnly32_A 0091191100
tb.dut.u_reg.u_reg_if.u_rsp_intg_gen.DataWidthCheck_A 0091191100
tb.dut.u_reg.u_reg_if.u_rsp_intg_gen.PayLoadWidthCheck 0091191100
tb.dut.u_reg.u_rsp_intg_gen.DataWidthCheck_A 0091191100
tb.dut.u_reg.u_rsp_intg_gen.PayLoadWidthCheck 0091191100
tb.dut.u_reg.u_ulp_ac_debounce_ctl_cdc.BusySrcReqChk_A 001230830570124906800
tb.dut.u_reg.u_ulp_ac_debounce_ctl_cdc.DstReqKnown_A 00111587571029750300
tb.dut.u_reg.u_ulp_ac_debounce_ctl_cdc.SrcAckBusyChk_A 001230830570102200
tb.dut.u_reg.u_ulp_ac_debounce_ctl_cdc.SrcBusyKnown_A 001230830570122903991300
tb.dut.u_reg.u_ulp_ac_debounce_ctl_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001230830570102200
tb.dut.u_reg.u_ulp_ac_debounce_ctl_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 0011158757102200
tb.dut.u_reg.u_ulp_ac_debounce_ctl_cdc.u_src_to_dst_req.DstPulseCheck_A 001115875796200
tb.dut.u_reg.u_ulp_ac_debounce_ctl_cdc.u_src_to_dst_req.SrcPulseCheck_M 001230830570102900
tb.dut.u_reg.u_ulp_ctl_cdc.BusySrcReqChk_A 001230830570122141900
tb.dut.u_reg.u_ulp_ctl_cdc.DstReqKnown_A 00111587571029750300
tb.dut.u_reg.u_ulp_ctl_cdc.SrcAckBusyChk_A 001230830570101700
tb.dut.u_reg.u_ulp_ctl_cdc.SrcBusyKnown_A 001230830570122903991300
tb.dut.u_reg.u_ulp_ctl_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001230830570101700
tb.dut.u_reg.u_ulp_ctl_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 0011158757101700
tb.dut.u_reg.u_ulp_ctl_cdc.u_src_to_dst_req.DstPulseCheck_A 001115875796000
tb.dut.u_reg.u_ulp_ctl_cdc.u_src_to_dst_req.SrcPulseCheck_M 001230830570102700
tb.dut.u_reg.u_ulp_lid_debounce_ctl_cdc.BusySrcReqChk_A 001230830570123598200
tb.dut.u_reg.u_ulp_lid_debounce_ctl_cdc.DstReqKnown_A 00111587571029750300
tb.dut.u_reg.u_ulp_lid_debounce_ctl_cdc.SrcAckBusyChk_A 001230830570102800
tb.dut.u_reg.u_ulp_lid_debounce_ctl_cdc.SrcBusyKnown_A 001230830570122903991300
tb.dut.u_reg.u_ulp_lid_debounce_ctl_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001230830570102800
tb.dut.u_reg.u_ulp_lid_debounce_ctl_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 0011158757102800
tb.dut.u_reg.u_ulp_lid_debounce_ctl_cdc.u_src_to_dst_req.DstPulseCheck_A 001115875796800
tb.dut.u_reg.u_ulp_lid_debounce_ctl_cdc.u_src_to_dst_req.SrcPulseCheck_M 001230830570103400
tb.dut.u_reg.u_ulp_pwrb_debounce_ctl_cdc.BusySrcReqChk_A 001230830570123893800
tb.dut.u_reg.u_ulp_pwrb_debounce_ctl_cdc.DstReqKnown_A 00111587571029750300
tb.dut.u_reg.u_ulp_pwrb_debounce_ctl_cdc.SrcAckBusyChk_A 001230830570103100
tb.dut.u_reg.u_ulp_pwrb_debounce_ctl_cdc.SrcBusyKnown_A 001230830570122903991300
tb.dut.u_reg.u_ulp_pwrb_debounce_ctl_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001230830570103100
tb.dut.u_reg.u_ulp_pwrb_debounce_ctl_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 0011158757103100
tb.dut.u_reg.u_ulp_pwrb_debounce_ctl_cdc.u_src_to_dst_req.DstPulseCheck_A 001115875797500
tb.dut.u_reg.u_ulp_pwrb_debounce_ctl_cdc.u_src_to_dst_req.SrcPulseCheck_M 001230830570103800
tb.dut.u_reg.u_wkup_status_cdc.BusySrcReqChk_A 001230830570106148900
tb.dut.u_reg.u_wkup_status_cdc.DstReqKnown_A 00111587571029750300
tb.dut.u_reg.u_wkup_status_cdc.SrcAckBusyChk_A 001230830570110400
tb.dut.u_reg.u_wkup_status_cdc.SrcBusyKnown_A 001230830570122903991300
tb.dut.u_reg.u_wkup_status_cdc.u_arb.gen_wr_req.DstUpdateReqCheck_A 00111587577930911
tb.dut.u_reg.u_wkup_status_cdc.u_arb.gen_wr_req.HwIdSelCheck_A 001115875779300
tb.dut.u_reg.u_wkup_status_cdc.u_arb.gen_wr_req.u_dst_update_sync.SyncReqAckAckNeedsReq 001230830570189700
tb.dut.u_reg.u_wkup_status_cdc.u_arb.gen_wr_req.u_dst_update_sync.SyncReqAckHoldReq 0011158757104000
tb.dut.u_reg.u_wkup_status_cdc.u_src_to_dst_req.DstPulseCheck_A 0011158757104800
tb.dut.u_reg.u_wkup_status_cdc.u_src_to_dst_req.SrcPulseCheck_M 001230830570111100
tb.dut.u_reg.wePulse 00123083057012740700
tb.dut.u_sysrst_ctrl_autoblock.u_sysrst_ctrl_detect.CntClr_A 001091698425400
tb.dut.u_sysrst_ctrl_autoblock.u_sysrst_ctrl_detect.CntIncr_A 001091698414676000
tb.dut.u_sysrst_ctrl_autoblock.u_sysrst_ctrl_detect.CntNoWrap_A 00109169841023197600
tb.dut.u_sysrst_ctrl_autoblock.u_sysrst_ctrl_detect.DetectStDropOut_A 0010916984100
tb.dut.u_sysrst_ctrl_autoblock.u_sysrst_ctrl_detect.DetectedOut_A 001091698478900
tb.dut.u_sysrst_ctrl_autoblock.u_sysrst_ctrl_detect.DetectedPulseOut_A 001091698411200
tb.dut.u_sysrst_ctrl_autoblock.u_sysrst_ctrl_detect.DisabledIdleSt_A 00109169841007942900
tb.dut.u_sysrst_ctrl_autoblock.u_sysrst_ctrl_detect.DisabledNoDetection_A 00109169841008184700
tb.dut.u_sysrst_ctrl_autoblock.u_sysrst_ctrl_detect.EnterDebounceSt_A 001091698414300
tb.dut.u_sysrst_ctrl_autoblock.u_sysrst_ctrl_detect.EnterDetectSt_A 001091698411300
Go next page
0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%