Assertions
dashboard | hierarchy | modlist | groups | tests | asserts
Assertions by Category
ASSERTPROPERTIESSEQUENCES
Total1028010
Category 01028010

Assertions by Severity
ASSERTPROPERTIESSEQUENCES
Total1028010
Severity 01028010

Summary for Assertions
NUMBERPERCENT
Total Number1028100.00
Uncovered40.39
Success102499.61
Failure00.00
Incomplete10.10
Without Attempts00.00

Summary for Cover Sequences
NUMBERPERCENT
Total Number10100.00
Uncovered00.00
All Matches10100.00
First Matches10100.00
Go previous page
ASSERTIONSCATEGORYSEVERITYATTEMPTSREAL SUCCESSESFAILURESINCOMPLETE
tb.dut.tlul_assert_device.gen_assert_final[92].noOutstandingReqsAtEndOfSim_A 0091491400
tb.dut.tlul_assert_device.gen_assert_final[93].noOutstandingReqsAtEndOfSim_A 0091491400
tb.dut.tlul_assert_device.gen_assert_final[94].noOutstandingReqsAtEndOfSim_A 0091491400
tb.dut.tlul_assert_device.gen_assert_final[95].noOutstandingReqsAtEndOfSim_A 0091491400
tb.dut.tlul_assert_device.gen_assert_final[96].noOutstandingReqsAtEndOfSim_A 0091491400
tb.dut.tlul_assert_device.gen_assert_final[97].noOutstandingReqsAtEndOfSim_A 0091491400
tb.dut.tlul_assert_device.gen_assert_final[98].noOutstandingReqsAtEndOfSim_A 0091491400
tb.dut.tlul_assert_device.gen_assert_final[99].noOutstandingReqsAtEndOfSim_A 0091491400
tb.dut.tlul_assert_device.gen_assert_final[9].noOutstandingReqsAtEndOfSim_A 0091491400
tb.dut.tlul_assert_device.gen_device.aDataKnown_M 001150775932205046700
tb.dut.tlul_assert_device.gen_device.addrSizeAlignedErr_A 001150775352575700
tb.dut.tlul_assert_device.gen_device.contigMask_M 0011507759321070161300
tb.dut.tlul_assert_device.gen_device.dDataKnown_A 00115077593217683900
tb.dut.tlul_assert_device.gen_device.legalAOpcodeErr_A 001150775352626700
tb.dut.tlul_assert_device.gen_device.legalAParam_M 0011507759321285537100
tb.dut.tlul_assert_device.gen_device.legalDParam_A 00115077593254849500
tb.dut.tlul_assert_device.gen_device.pendingReqPerSrc_M 0011507759321285537100
tb.dut.tlul_assert_device.gen_device.respMustHaveReq_A 00115077593254849500
tb.dut.tlul_assert_device.gen_device.respOpcode_A 00115077593254849500
tb.dut.tlul_assert_device.gen_device.respSzEqReqSz_A 00115077593254849500
tb.dut.tlul_assert_device.gen_device.sizeGTEMaskErr_A 001150775352352300
tb.dut.tlul_assert_device.gen_device.sizeMatchesMaskErr_A 001150775352299900
tb.dut.tlul_assert_device.p_dbw.TlDbw_A 0091491400
tb.dut.u_reg.en2addrHit 00115077535226715100
tb.dut.u_reg.reAfterRv 00115077535226715100
tb.dut.u_reg.rePulse 00115077535214031300
tb.dut.u_reg.u_auto_block_debounce_ctl_cdc.BusySrcReqChk_A 001150775352116259500
tb.dut.u_reg.u_auto_block_debounce_ctl_cdc.DstReqKnown_A 008655044778928900
tb.dut.u_reg.u_auto_block_debounce_ctl_cdc.SrcAckBusyChk_A 001150775352142900
tb.dut.u_reg.u_auto_block_debounce_ctl_cdc.SrcBusyKnown_A 001150775352114900235500
tb.dut.u_reg.u_auto_block_debounce_ctl_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001150775352142900
tb.dut.u_reg.u_auto_block_debounce_ctl_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 008655044142900
tb.dut.u_reg.u_auto_block_debounce_ctl_cdc.u_src_to_dst_req.DstPulseCheck_A 008655044135600
tb.dut.u_reg.u_auto_block_debounce_ctl_cdc.u_src_to_dst_req.SrcPulseCheck_M 001150775352143800
tb.dut.u_reg.u_auto_block_out_ctl_cdc.BusySrcReqChk_A 001150775352101891000
tb.dut.u_reg.u_auto_block_out_ctl_cdc.DstReqKnown_A 008655044778928900
tb.dut.u_reg.u_auto_block_out_ctl_cdc.SrcAckBusyChk_A 001150775352126600
tb.dut.u_reg.u_auto_block_out_ctl_cdc.SrcBusyKnown_A 001150775352114900235500
tb.dut.u_reg.u_auto_block_out_ctl_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001150775352126600
tb.dut.u_reg.u_auto_block_out_ctl_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 008655044126600
tb.dut.u_reg.u_auto_block_out_ctl_cdc.u_src_to_dst_req.DstPulseCheck_A 008655044119200
tb.dut.u_reg.u_auto_block_out_ctl_cdc.u_src_to_dst_req.SrcPulseCheck_M 001150775352127600
tb.dut.u_reg.u_chk.PayLoadWidthCheck 0091491400
tb.dut.u_reg.u_com_det_ctl_0_cdc.BusySrcReqChk_A 001150775352154274600
tb.dut.u_reg.u_com_det_ctl_0_cdc.DstReqKnown_A 008655044778928900
tb.dut.u_reg.u_com_det_ctl_0_cdc.SrcAckBusyChk_A 001150775352189500
tb.dut.u_reg.u_com_det_ctl_0_cdc.SrcBusyKnown_A 001150775352114900235500
tb.dut.u_reg.u_com_det_ctl_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001150775352189500
tb.dut.u_reg.u_com_det_ctl_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 008655044189500
tb.dut.u_reg.u_com_det_ctl_0_cdc.u_src_to_dst_req.DstPulseCheck_A 008655044181800
tb.dut.u_reg.u_com_det_ctl_0_cdc.u_src_to_dst_req.SrcPulseCheck_M 001150775352190300
tb.dut.u_reg.u_com_det_ctl_1_cdc.BusySrcReqChk_A 001150775352147526300
tb.dut.u_reg.u_com_det_ctl_1_cdc.DstReqKnown_A 008655044778928900
tb.dut.u_reg.u_com_det_ctl_1_cdc.SrcAckBusyChk_A 001150775352181100
tb.dut.u_reg.u_com_det_ctl_1_cdc.SrcBusyKnown_A 001150775352114900235500
tb.dut.u_reg.u_com_det_ctl_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001150775352181100
tb.dut.u_reg.u_com_det_ctl_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 008655044181100
tb.dut.u_reg.u_com_det_ctl_1_cdc.u_src_to_dst_req.DstPulseCheck_A 008655044173500
tb.dut.u_reg.u_com_det_ctl_1_cdc.u_src_to_dst_req.SrcPulseCheck_M 001150775352182000
tb.dut.u_reg.u_com_det_ctl_2_cdc.BusySrcReqChk_A 001150775352150740900
tb.dut.u_reg.u_com_det_ctl_2_cdc.DstReqKnown_A 008655044778928900
tb.dut.u_reg.u_com_det_ctl_2_cdc.SrcAckBusyChk_A 001150775352186500
tb.dut.u_reg.u_com_det_ctl_2_cdc.SrcBusyKnown_A 001150775352114900235500
tb.dut.u_reg.u_com_det_ctl_2_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001150775352186500
tb.dut.u_reg.u_com_det_ctl_2_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 008655044186500
tb.dut.u_reg.u_com_det_ctl_2_cdc.u_src_to_dst_req.DstPulseCheck_A 008655044178700
tb.dut.u_reg.u_com_det_ctl_2_cdc.u_src_to_dst_req.SrcPulseCheck_M 001150775352187400
tb.dut.u_reg.u_com_det_ctl_3_cdc.BusySrcReqChk_A 001150775352147520600
tb.dut.u_reg.u_com_det_ctl_3_cdc.DstReqKnown_A 008655044778928900
tb.dut.u_reg.u_com_det_ctl_3_cdc.SrcAckBusyChk_A 001150775352183200
tb.dut.u_reg.u_com_det_ctl_3_cdc.SrcBusyKnown_A 001150775352114900235500
tb.dut.u_reg.u_com_det_ctl_3_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001150775352183200
tb.dut.u_reg.u_com_det_ctl_3_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 008655044183200
tb.dut.u_reg.u_com_det_ctl_3_cdc.u_src_to_dst_req.DstPulseCheck_A 008655044175700
tb.dut.u_reg.u_com_det_ctl_3_cdc.u_src_to_dst_req.SrcPulseCheck_M 001150775352184100
tb.dut.u_reg.u_com_out_ctl_0_cdc.BusySrcReqChk_A 001150775352152186900
tb.dut.u_reg.u_com_out_ctl_0_cdc.DstReqKnown_A 008655044778928900
tb.dut.u_reg.u_com_out_ctl_0_cdc.SrcAckBusyChk_A 001150775352187900
tb.dut.u_reg.u_com_out_ctl_0_cdc.SrcBusyKnown_A 001150775352114900235500
tb.dut.u_reg.u_com_out_ctl_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001150775352187900
tb.dut.u_reg.u_com_out_ctl_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 008655044187900
tb.dut.u_reg.u_com_out_ctl_0_cdc.u_src_to_dst_req.DstPulseCheck_A 008655044180100
tb.dut.u_reg.u_com_out_ctl_0_cdc.u_src_to_dst_req.SrcPulseCheck_M 001150775352188800
tb.dut.u_reg.u_com_out_ctl_1_cdc.BusySrcReqChk_A 001150775352146524100
tb.dut.u_reg.u_com_out_ctl_1_cdc.DstReqKnown_A 008655044778928900
tb.dut.u_reg.u_com_out_ctl_1_cdc.SrcAckBusyChk_A 001150775352182700
tb.dut.u_reg.u_com_out_ctl_1_cdc.SrcBusyKnown_A 001150775352114900235500
tb.dut.u_reg.u_com_out_ctl_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001150775352182700
tb.dut.u_reg.u_com_out_ctl_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 008655044182800
tb.dut.u_reg.u_com_out_ctl_1_cdc.u_src_to_dst_req.DstPulseCheck_A 008655044174900
tb.dut.u_reg.u_com_out_ctl_1_cdc.u_src_to_dst_req.SrcPulseCheck_M 001150775352183800
tb.dut.u_reg.u_com_out_ctl_2_cdc.BusySrcReqChk_A 001150775352149371900
tb.dut.u_reg.u_com_out_ctl_2_cdc.DstReqKnown_A 008655044778928900
tb.dut.u_reg.u_com_out_ctl_2_cdc.SrcAckBusyChk_A 001150775352186300
tb.dut.u_reg.u_com_out_ctl_2_cdc.SrcBusyKnown_A 001150775352114900235500
tb.dut.u_reg.u_com_out_ctl_2_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001150775352186300
tb.dut.u_reg.u_com_out_ctl_2_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 008655044186300
tb.dut.u_reg.u_com_out_ctl_2_cdc.u_src_to_dst_req.DstPulseCheck_A 008655044178600
tb.dut.u_reg.u_com_out_ctl_2_cdc.u_src_to_dst_req.SrcPulseCheck_M 001150775352187200
tb.dut.u_reg.u_com_out_ctl_3_cdc.BusySrcReqChk_A 001150775352146003500
tb.dut.u_reg.u_com_out_ctl_3_cdc.DstReqKnown_A 008655044778928900
tb.dut.u_reg.u_com_out_ctl_3_cdc.SrcAckBusyChk_A 001150775352183500
tb.dut.u_reg.u_com_out_ctl_3_cdc.SrcBusyKnown_A 001150775352114900235500
tb.dut.u_reg.u_com_out_ctl_3_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001150775352183500
tb.dut.u_reg.u_com_out_ctl_3_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 008655044183500
tb.dut.u_reg.u_com_out_ctl_3_cdc.u_src_to_dst_req.DstPulseCheck_A 008655044175700
tb.dut.u_reg.u_com_out_ctl_3_cdc.u_src_to_dst_req.SrcPulseCheck_M 001150775352184300
tb.dut.u_reg.u_com_pre_det_ctl_0_cdc.BusySrcReqChk_A 001150775352104457300
tb.dut.u_reg.u_com_pre_det_ctl_0_cdc.DstReqKnown_A 008655044778928900
tb.dut.u_reg.u_com_pre_det_ctl_0_cdc.SrcAckBusyChk_A 001150775352131500
tb.dut.u_reg.u_com_pre_det_ctl_0_cdc.SrcBusyKnown_A 001150775352114900235500
tb.dut.u_reg.u_com_pre_det_ctl_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001150775352131500
tb.dut.u_reg.u_com_pre_det_ctl_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 008655044131500
tb.dut.u_reg.u_com_pre_det_ctl_0_cdc.u_src_to_dst_req.DstPulseCheck_A 008655044123700
tb.dut.u_reg.u_com_pre_det_ctl_0_cdc.u_src_to_dst_req.SrcPulseCheck_M 001150775352132600
tb.dut.u_reg.u_com_pre_det_ctl_1_cdc.BusySrcReqChk_A 001150775352102841000
tb.dut.u_reg.u_com_pre_det_ctl_1_cdc.DstReqKnown_A 008655044778928900
tb.dut.u_reg.u_com_pre_det_ctl_1_cdc.SrcAckBusyChk_A 001150775352132400
tb.dut.u_reg.u_com_pre_det_ctl_1_cdc.SrcBusyKnown_A 001150775352114900235500
tb.dut.u_reg.u_com_pre_det_ctl_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001150775352132400
tb.dut.u_reg.u_com_pre_det_ctl_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 008655044132400
tb.dut.u_reg.u_com_pre_det_ctl_1_cdc.u_src_to_dst_req.DstPulseCheck_A 008655044125100
tb.dut.u_reg.u_com_pre_det_ctl_1_cdc.u_src_to_dst_req.SrcPulseCheck_M 001150775352133400
tb.dut.u_reg.u_com_pre_det_ctl_2_cdc.BusySrcReqChk_A 001150775352102185500
tb.dut.u_reg.u_com_pre_det_ctl_2_cdc.DstReqKnown_A 008655044778928900
tb.dut.u_reg.u_com_pre_det_ctl_2_cdc.SrcAckBusyChk_A 001150775352130700
tb.dut.u_reg.u_com_pre_det_ctl_2_cdc.SrcBusyKnown_A 001150775352114900235500
tb.dut.u_reg.u_com_pre_det_ctl_2_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001150775352130700
tb.dut.u_reg.u_com_pre_det_ctl_2_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 008655044130700
tb.dut.u_reg.u_com_pre_det_ctl_2_cdc.u_src_to_dst_req.DstPulseCheck_A 008655044123200
tb.dut.u_reg.u_com_pre_det_ctl_2_cdc.u_src_to_dst_req.SrcPulseCheck_M 001150775352131600
tb.dut.u_reg.u_com_pre_det_ctl_3_cdc.BusySrcReqChk_A 00115077535299972400
tb.dut.u_reg.u_com_pre_det_ctl_3_cdc.DstReqKnown_A 008655044778928900
tb.dut.u_reg.u_com_pre_det_ctl_3_cdc.SrcAckBusyChk_A 001150775352131100
tb.dut.u_reg.u_com_pre_det_ctl_3_cdc.SrcBusyKnown_A 001150775352114900235500
tb.dut.u_reg.u_com_pre_det_ctl_3_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001150775352131100
tb.dut.u_reg.u_com_pre_det_ctl_3_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 008655044131100
tb.dut.u_reg.u_com_pre_det_ctl_3_cdc.u_src_to_dst_req.DstPulseCheck_A 008655044123400
tb.dut.u_reg.u_com_pre_det_ctl_3_cdc.u_src_to_dst_req.SrcPulseCheck_M 001150775352131800
tb.dut.u_reg.u_com_pre_sel_ctl_0_cdc.BusySrcReqChk_A 001150775352568226200
tb.dut.u_reg.u_com_pre_sel_ctl_0_cdc.DstReqKnown_A 008655044778928900
tb.dut.u_reg.u_com_pre_sel_ctl_0_cdc.SrcAckBusyChk_A 001150775352693800
tb.dut.u_reg.u_com_pre_sel_ctl_0_cdc.SrcBusyKnown_A 001150775352114900235500
tb.dut.u_reg.u_com_pre_sel_ctl_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001150775352693800
tb.dut.u_reg.u_com_pre_sel_ctl_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 008655044693800
tb.dut.u_reg.u_com_pre_sel_ctl_0_cdc.u_src_to_dst_req.DstPulseCheck_A 008655044686000
tb.dut.u_reg.u_com_pre_sel_ctl_0_cdc.u_src_to_dst_req.SrcPulseCheck_M 001150775352694700
tb.dut.u_reg.u_com_pre_sel_ctl_1_cdc.BusySrcReqChk_A 001150775352559448800
tb.dut.u_reg.u_com_pre_sel_ctl_1_cdc.DstReqKnown_A 008655044778928900
tb.dut.u_reg.u_com_pre_sel_ctl_1_cdc.SrcAckBusyChk_A 001150775352686100
tb.dut.u_reg.u_com_pre_sel_ctl_1_cdc.SrcBusyKnown_A 001150775352114900235500
tb.dut.u_reg.u_com_pre_sel_ctl_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001150775352686100
tb.dut.u_reg.u_com_pre_sel_ctl_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 008655044686100
tb.dut.u_reg.u_com_pre_sel_ctl_1_cdc.u_src_to_dst_req.DstPulseCheck_A 008655044678200
tb.dut.u_reg.u_com_pre_sel_ctl_1_cdc.u_src_to_dst_req.SrcPulseCheck_M 001150775352686800
tb.dut.u_reg.u_com_pre_sel_ctl_2_cdc.BusySrcReqChk_A 001150775352550958500
tb.dut.u_reg.u_com_pre_sel_ctl_2_cdc.DstReqKnown_A 008655044778928900
tb.dut.u_reg.u_com_pre_sel_ctl_2_cdc.SrcAckBusyChk_A 001150775352698000
tb.dut.u_reg.u_com_pre_sel_ctl_2_cdc.SrcBusyKnown_A 001150775352114900235500
tb.dut.u_reg.u_com_pre_sel_ctl_2_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001150775352698000
tb.dut.u_reg.u_com_pre_sel_ctl_2_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 008655044698000
tb.dut.u_reg.u_com_pre_sel_ctl_2_cdc.u_src_to_dst_req.DstPulseCheck_A 008655044689900
tb.dut.u_reg.u_com_pre_sel_ctl_2_cdc.u_src_to_dst_req.SrcPulseCheck_M 001150775352698900
tb.dut.u_reg.u_com_pre_sel_ctl_3_cdc.BusySrcReqChk_A 001150775352562785500
tb.dut.u_reg.u_com_pre_sel_ctl_3_cdc.DstReqKnown_A 008655044778928900
tb.dut.u_reg.u_com_pre_sel_ctl_3_cdc.SrcAckBusyChk_A 001150775352704800
tb.dut.u_reg.u_com_pre_sel_ctl_3_cdc.SrcBusyKnown_A 001150775352114900235500
tb.dut.u_reg.u_com_pre_sel_ctl_3_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001150775352704800
tb.dut.u_reg.u_com_pre_sel_ctl_3_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 008655044704800
tb.dut.u_reg.u_com_pre_sel_ctl_3_cdc.u_src_to_dst_req.DstPulseCheck_A 008655044697400
tb.dut.u_reg.u_com_pre_sel_ctl_3_cdc.u_src_to_dst_req.SrcPulseCheck_M 001150775352705600
tb.dut.u_reg.u_com_sel_ctl_0_cdc.BusySrcReqChk_A 001150775352621263700
tb.dut.u_reg.u_com_sel_ctl_0_cdc.DstReqKnown_A 008655044778928900
tb.dut.u_reg.u_com_sel_ctl_0_cdc.SrcAckBusyChk_A 001150775352751800
tb.dut.u_reg.u_com_sel_ctl_0_cdc.SrcBusyKnown_A 001150775352114900235500
tb.dut.u_reg.u_com_sel_ctl_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001150775352751800
tb.dut.u_reg.u_com_sel_ctl_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 008655044751800
tb.dut.u_reg.u_com_sel_ctl_0_cdc.u_src_to_dst_req.DstPulseCheck_A 008655044744300
tb.dut.u_reg.u_com_sel_ctl_0_cdc.u_src_to_dst_req.SrcPulseCheck_M 001150775352752700
tb.dut.u_reg.u_com_sel_ctl_1_cdc.BusySrcReqChk_A 001150775352608352800
tb.dut.u_reg.u_com_sel_ctl_1_cdc.DstReqKnown_A 008655044778928900
tb.dut.u_reg.u_com_sel_ctl_1_cdc.SrcAckBusyChk_A 001150775352737100
tb.dut.u_reg.u_com_sel_ctl_1_cdc.SrcBusyKnown_A 001150775352114900235500
tb.dut.u_reg.u_com_sel_ctl_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001150775352737100
tb.dut.u_reg.u_com_sel_ctl_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 008655044737100
tb.dut.u_reg.u_com_sel_ctl_1_cdc.u_src_to_dst_req.DstPulseCheck_A 008655044729400
tb.dut.u_reg.u_com_sel_ctl_1_cdc.u_src_to_dst_req.SrcPulseCheck_M 001150775352738200
tb.dut.u_reg.u_com_sel_ctl_2_cdc.BusySrcReqChk_A 001150775352604776100
tb.dut.u_reg.u_com_sel_ctl_2_cdc.DstReqKnown_A 008655044778928900
tb.dut.u_reg.u_com_sel_ctl_2_cdc.SrcAckBusyChk_A 001150775352753700
tb.dut.u_reg.u_com_sel_ctl_2_cdc.SrcBusyKnown_A 001150775352114900235500
tb.dut.u_reg.u_com_sel_ctl_2_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001150775352753700
tb.dut.u_reg.u_com_sel_ctl_2_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 008655044753700
tb.dut.u_reg.u_com_sel_ctl_2_cdc.u_src_to_dst_req.DstPulseCheck_A 008655044745700
tb.dut.u_reg.u_com_sel_ctl_2_cdc.u_src_to_dst_req.SrcPulseCheck_M 001150775352754500
tb.dut.u_reg.u_com_sel_ctl_3_cdc.BusySrcReqChk_A 001150775352608211000
tb.dut.u_reg.u_com_sel_ctl_3_cdc.DstReqKnown_A 008655044778928900
tb.dut.u_reg.u_com_sel_ctl_3_cdc.SrcAckBusyChk_A 001150775352750800
tb.dut.u_reg.u_com_sel_ctl_3_cdc.SrcBusyKnown_A 001150775352114900235500
tb.dut.u_reg.u_com_sel_ctl_3_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001150775352750800
tb.dut.u_reg.u_com_sel_ctl_3_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 008655044750800
tb.dut.u_reg.u_com_sel_ctl_3_cdc.u_src_to_dst_req.DstPulseCheck_A 008655044743200
tb.dut.u_reg.u_com_sel_ctl_3_cdc.u_src_to_dst_req.SrcPulseCheck_M 001150775352751600
tb.dut.u_reg.u_ec_rst_ctl_cdc.BusySrcReqChk_A 001150775352160603900
tb.dut.u_reg.u_ec_rst_ctl_cdc.DstReqKnown_A 008655044778928900
tb.dut.u_reg.u_ec_rst_ctl_cdc.SrcAckBusyChk_A 001150775352200200
tb.dut.u_reg.u_ec_rst_ctl_cdc.SrcBusyKnown_A 001150775352114900235500
tb.dut.u_reg.u_ec_rst_ctl_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001150775352200200
tb.dut.u_reg.u_ec_rst_ctl_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 008655044200200
tb.dut.u_reg.u_ec_rst_ctl_cdc.u_src_to_dst_req.DstPulseCheck_A 008655044192300
tb.dut.u_reg.u_ec_rst_ctl_cdc.u_src_to_dst_req.SrcPulseCheck_M 001150775352200900
tb.dut.u_reg.u_key_intr_ctl_cdc.BusySrcReqChk_A 00115077535288826500
tb.dut.u_reg.u_key_intr_ctl_cdc.DstReqKnown_A 008655044778928900
tb.dut.u_reg.u_key_intr_ctl_cdc.SrcAckBusyChk_A 001150775352112100
tb.dut.u_reg.u_key_intr_ctl_cdc.SrcBusyKnown_A 001150775352114900235500
tb.dut.u_reg.u_key_intr_ctl_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001150775352112100
tb.dut.u_reg.u_key_intr_ctl_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 008655044112100
tb.dut.u_reg.u_key_intr_ctl_cdc.u_src_to_dst_req.DstPulseCheck_A 008655044104500
tb.dut.u_reg.u_key_intr_ctl_cdc.u_src_to_dst_req.SrcPulseCheck_M 001150775352113200
tb.dut.u_reg.u_key_intr_debounce_ctl_cdc.BusySrcReqChk_A 001150775352160214900
tb.dut.u_reg.u_key_intr_debounce_ctl_cdc.DstReqKnown_A 008655044778928900
tb.dut.u_reg.u_key_intr_debounce_ctl_cdc.SrcAckBusyChk_A 001150775352199600
tb.dut.u_reg.u_key_intr_debounce_ctl_cdc.SrcBusyKnown_A 001150775352114900235500
tb.dut.u_reg.u_key_intr_debounce_ctl_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001150775352199600
tb.dut.u_reg.u_key_intr_debounce_ctl_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 008655044199600
tb.dut.u_reg.u_key_intr_debounce_ctl_cdc.u_src_to_dst_req.DstPulseCheck_A 008655044191900
tb.dut.u_reg.u_key_intr_debounce_ctl_cdc.u_src_to_dst_req.SrcPulseCheck_M 001150775352200700
tb.dut.u_reg.u_key_invert_ctl_cdc.BusySrcReqChk_A 001150775352285360500
tb.dut.u_reg.u_key_invert_ctl_cdc.DstReqKnown_A 008655044778928900
tb.dut.u_reg.u_key_invert_ctl_cdc.SrcAckBusyChk_A 001150775352334900
tb.dut.u_reg.u_key_invert_ctl_cdc.SrcBusyKnown_A 001150775352114900235500
tb.dut.u_reg.u_key_invert_ctl_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001150775352334900
tb.dut.u_reg.u_key_invert_ctl_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 008655044334900
tb.dut.u_reg.u_key_invert_ctl_cdc.u_src_to_dst_req.DstPulseCheck_A 008655044327100
tb.dut.u_reg.u_key_invert_ctl_cdc.u_src_to_dst_req.SrcPulseCheck_M 001150775352335800
tb.dut.u_reg.u_pin_allowed_ctl_cdc.BusySrcReqChk_A 001150775352560340400
tb.dut.u_reg.u_pin_allowed_ctl_cdc.DstReqKnown_A 008655044778928900
tb.dut.u_reg.u_pin_allowed_ctl_cdc.SrcAckBusyChk_A 001150775352692200
tb.dut.u_reg.u_pin_allowed_ctl_cdc.SrcBusyKnown_A 001150775352114900235500
tb.dut.u_reg.u_pin_allowed_ctl_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001150775352692200
tb.dut.u_reg.u_pin_allowed_ctl_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 008655044692200
tb.dut.u_reg.u_pin_allowed_ctl_cdc.u_src_to_dst_req.DstPulseCheck_A 008655044684200
tb.dut.u_reg.u_pin_allowed_ctl_cdc.u_src_to_dst_req.SrcPulseCheck_M 001150775352693200
tb.dut.u_reg.u_pin_out_ctl_cdc.BusySrcReqChk_A 001150775352664727500
tb.dut.u_reg.u_pin_out_ctl_cdc.DstReqKnown_A 008655044778928900
tb.dut.u_reg.u_pin_out_ctl_cdc.SrcAckBusyChk_A 001150775352805300
tb.dut.u_reg.u_pin_out_ctl_cdc.SrcBusyKnown_A 001150775352114900235500
tb.dut.u_reg.u_pin_out_ctl_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001150775352805300
tb.dut.u_reg.u_pin_out_ctl_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 008655044805300
tb.dut.u_reg.u_pin_out_ctl_cdc.u_src_to_dst_req.DstPulseCheck_A 008655044797700
tb.dut.u_reg.u_pin_out_ctl_cdc.u_src_to_dst_req.SrcPulseCheck_M 001150775352806400
tb.dut.u_reg.u_pin_out_value_cdc.BusySrcReqChk_A 001150775352554087900
tb.dut.u_reg.u_pin_out_value_cdc.DstReqKnown_A 008655044778928900
tb.dut.u_reg.u_pin_out_value_cdc.SrcAckBusyChk_A 001150775352683200
tb.dut.u_reg.u_pin_out_value_cdc.SrcBusyKnown_A 001150775352114900235500
tb.dut.u_reg.u_pin_out_value_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001150775352683200
tb.dut.u_reg.u_pin_out_value_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 008655044683200
tb.dut.u_reg.u_pin_out_value_cdc.u_src_to_dst_req.DstPulseCheck_A 008655044675600
tb.dut.u_reg.u_pin_out_value_cdc.u_src_to_dst_req.SrcPulseCheck_M 001150775352684300
tb.dut.u_reg.u_reg_if.AllowedLatency_A 0091491400
tb.dut.u_reg.u_reg_if.MatchedWidthAssert 0091491400
tb.dut.u_reg.u_reg_if.u_err.dataWidthOnly32_A 0091491400
tb.dut.u_reg.u_reg_if.u_rsp_intg_gen.DataWidthCheck_A 0091491400
tb.dut.u_reg.u_reg_if.u_rsp_intg_gen.PayLoadWidthCheck 0091491400
tb.dut.u_reg.u_rsp_intg_gen.DataWidthCheck_A 0091491400
tb.dut.u_reg.u_rsp_intg_gen.PayLoadWidthCheck 0091491400
tb.dut.u_reg.u_ulp_ac_debounce_ctl_cdc.BusySrcReqChk_A 00115077535287491300
tb.dut.u_reg.u_ulp_ac_debounce_ctl_cdc.DstReqKnown_A 008655044778928900
tb.dut.u_reg.u_ulp_ac_debounce_ctl_cdc.SrcAckBusyChk_A 001150775352112900
tb.dut.u_reg.u_ulp_ac_debounce_ctl_cdc.SrcBusyKnown_A 001150775352114900235500
tb.dut.u_reg.u_ulp_ac_debounce_ctl_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001150775352112900
tb.dut.u_reg.u_ulp_ac_debounce_ctl_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 008655044112900
tb.dut.u_reg.u_ulp_ac_debounce_ctl_cdc.u_src_to_dst_req.DstPulseCheck_A 008655044105000
tb.dut.u_reg.u_ulp_ac_debounce_ctl_cdc.u_src_to_dst_req.SrcPulseCheck_M 001150775352113700
tb.dut.u_reg.u_ulp_ctl_cdc.BusySrcReqChk_A 00115077535283159400
tb.dut.u_reg.u_ulp_ctl_cdc.DstReqKnown_A 008655044778928900
tb.dut.u_reg.u_ulp_ctl_cdc.SrcAckBusyChk_A 001150775352106300
tb.dut.u_reg.u_ulp_ctl_cdc.SrcBusyKnown_A 001150775352114900235500
tb.dut.u_reg.u_ulp_ctl_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001150775352106300
tb.dut.u_reg.u_ulp_ctl_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 008655044106300
tb.dut.u_reg.u_ulp_ctl_cdc.u_src_to_dst_req.DstPulseCheck_A 00865504498900
tb.dut.u_reg.u_ulp_ctl_cdc.u_src_to_dst_req.SrcPulseCheck_M 001150775352107200
tb.dut.u_reg.u_ulp_lid_debounce_ctl_cdc.BusySrcReqChk_A 00115077535286323100
tb.dut.u_reg.u_ulp_lid_debounce_ctl_cdc.DstReqKnown_A 008655044778928900
tb.dut.u_reg.u_ulp_lid_debounce_ctl_cdc.SrcAckBusyChk_A 001150775352108600
tb.dut.u_reg.u_ulp_lid_debounce_ctl_cdc.SrcBusyKnown_A 001150775352114900235500
tb.dut.u_reg.u_ulp_lid_debounce_ctl_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001150775352108600
tb.dut.u_reg.u_ulp_lid_debounce_ctl_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 008655044108600
tb.dut.u_reg.u_ulp_lid_debounce_ctl_cdc.u_src_to_dst_req.DstPulseCheck_A 008655044101100
tb.dut.u_reg.u_ulp_lid_debounce_ctl_cdc.u_src_to_dst_req.SrcPulseCheck_M 001150775352109600
tb.dut.u_reg.u_ulp_pwrb_debounce_ctl_cdc.BusySrcReqChk_A 00115077535286777000
tb.dut.u_reg.u_ulp_pwrb_debounce_ctl_cdc.DstReqKnown_A 008655044778928900
tb.dut.u_reg.u_ulp_pwrb_debounce_ctl_cdc.SrcAckBusyChk_A 001150775352109400
tb.dut.u_reg.u_ulp_pwrb_debounce_ctl_cdc.SrcBusyKnown_A 001150775352114900235500
tb.dut.u_reg.u_ulp_pwrb_debounce_ctl_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001150775352109400
tb.dut.u_reg.u_ulp_pwrb_debounce_ctl_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 008655044109400
tb.dut.u_reg.u_ulp_pwrb_debounce_ctl_cdc.u_src_to_dst_req.DstPulseCheck_A 008655044102000
tb.dut.u_reg.u_ulp_pwrb_debounce_ctl_cdc.u_src_to_dst_req.SrcPulseCheck_M 001150775352110500
tb.dut.u_reg.u_wkup_status_cdc.BusySrcReqChk_A 00115077535287730400
tb.dut.u_reg.u_wkup_status_cdc.DstReqKnown_A 008655044778928900
tb.dut.u_reg.u_wkup_status_cdc.SrcAckBusyChk_A 001150775352103100
tb.dut.u_reg.u_wkup_status_cdc.SrcBusyKnown_A 001150775352114900235500
tb.dut.u_reg.u_wkup_status_cdc.u_arb.gen_wr_req.DstUpdateReqCheck_A 0086550446270914
tb.dut.u_reg.u_wkup_status_cdc.u_arb.gen_wr_req.HwIdSelCheck_A 00865504462700
tb.dut.u_reg.u_wkup_status_cdc.u_arb.gen_wr_req.u_dst_update_sync.SyncReqAckAckNeedsReq 001150775352165800
tb.dut.u_reg.u_wkup_status_cdc.u_arb.gen_wr_req.u_dst_update_sync.SyncReqAckHoldReq 00865504487300
tb.dut.u_reg.u_wkup_status_cdc.u_src_to_dst_req.DstPulseCheck_A 00865504495600
tb.dut.u_reg.u_wkup_status_cdc.u_src_to_dst_req.SrcPulseCheck_M 001150775352104100
tb.dut.u_reg.wePulse 00115077535212683800
tb.dut.u_sysrst_ctrl_autoblock.u_sysrst_ctrl_detect.CntClr_A 00839031830100
tb.dut.u_sysrst_ctrl_autoblock.u_sysrst_ctrl_detect.CntIncr_A 00839031817713300
tb.dut.u_sysrst_ctrl_autoblock.u_sysrst_ctrl_detect.CntNoWrap_A 008390318771490700
tb.dut.u_sysrst_ctrl_autoblock.u_sysrst_ctrl_detect.DetectStDropOut_A 008390318400
tb.dut.u_sysrst_ctrl_autoblock.u_sysrst_ctrl_detect.DetectedOut_A 00839031888000
tb.dut.u_sysrst_ctrl_autoblock.u_sysrst_ctrl_detect.DetectedPulseOut_A 00839031813600
tb.dut.u_sysrst_ctrl_autoblock.u_sysrst_ctrl_detect.DisabledIdleSt_A 008390318753113500
tb.dut.u_sysrst_ctrl_autoblock.u_sysrst_ctrl_detect.DisabledNoDetection_A 008390318753343200
tb.dut.u_sysrst_ctrl_autoblock.u_sysrst_ctrl_detect.EnterDebounceSt_A 00839031816500
tb.dut.u_sysrst_ctrl_autoblock.u_sysrst_ctrl_detect.EnterDetectSt_A 00839031814000
tb.dut.u_sysrst_ctrl_autoblock.u_sysrst_ctrl_detect.EnterStableSt_A 00839031813600
Go next page
0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%