Tests
dashboard | hierarchy | modlist | groups | tests | asserts
Total Coverage Summary 
SCORELINECONDTOGGLEFSMBRANCHASSERTGROUP
98.09 99.42 96.83 100.00 98.08 98.89 99.71 93.73


Total test records in report: 907
tests.html | tests1.html | tests2.html | tests3.html | tests4.html | tests5.html | tests6.html | tests7.html | tests8.html | tests9.html | tests10.html | tests11.html | tests12.html | tests13.html | tests14.html | tests15.html | tests16.html | tests17.html | tests18.html

T376 /workspace/coverage/default/49.sysrst_ctrl_combo_detect.2282611766 Jul 11 04:58:22 PM PDT 24 Jul 11 05:00:21 PM PDT 24 165284028192 ps
T463 /workspace/coverage/default/48.sysrst_ctrl_ec_pwr_on_rst.3803355882 Jul 11 05:12:24 PM PDT 24 Jul 11 05:12:35 PM PDT 24 3624449592 ps
T381 /workspace/coverage/default/24.sysrst_ctrl_combo_detect_with_pre_cond.3374548822 Jul 11 04:53:47 PM PDT 24 Jul 11 04:58:11 PM PDT 24 98209335914 ps
T464 /workspace/coverage/default/26.sysrst_ctrl_ultra_low_pwr.930644581 Jul 11 04:53:39 PM PDT 24 Jul 11 04:53:50 PM PDT 24 10596534327 ps
T465 /workspace/coverage/default/42.sysrst_ctrl_alert_test.2754826487 Jul 11 04:54:21 PM PDT 24 Jul 11 04:54:34 PM PDT 24 2014917662 ps
T466 /workspace/coverage/default/39.sysrst_ctrl_in_out_inverted.1574648186 Jul 11 04:54:06 PM PDT 24 Jul 11 04:54:16 PM PDT 24 2519948797 ps
T151 /workspace/coverage/default/45.sysrst_ctrl_stress_all_with_rand_reset.2948212874 Jul 11 04:54:27 PM PDT 24 Jul 11 04:56:48 PM PDT 24 204550333650 ps
T169 /workspace/coverage/default/6.sysrst_ctrl_edge_detect.144050135 Jul 11 04:52:59 PM PDT 24 Jul 11 04:53:14 PM PDT 24 4375817914 ps
T342 /workspace/coverage/default/1.sysrst_ctrl_smoke.2655376231 Jul 11 04:52:38 PM PDT 24 Jul 11 04:52:53 PM PDT 24 2111342431 ps
T280 /workspace/coverage/default/18.sysrst_ctrl_combo_detect_with_pre_cond.327988428 Jul 11 04:53:29 PM PDT 24 Jul 11 04:54:48 PM PDT 24 200343868578 ps
T343 /workspace/coverage/default/43.sysrst_ctrl_pin_override_test.1020947363 Jul 11 04:54:23 PM PDT 24 Jul 11 04:54:35 PM PDT 24 2532745558 ps
T344 /workspace/coverage/default/14.sysrst_ctrl_pin_override_test.686163330 Jul 11 04:53:10 PM PDT 24 Jul 11 04:53:18 PM PDT 24 2586787836 ps
T345 /workspace/coverage/default/41.sysrst_ctrl_ec_pwr_on_rst.3326169046 Jul 11 04:54:11 PM PDT 24 Jul 11 04:54:27 PM PDT 24 3105883375 ps
T346 /workspace/coverage/default/20.sysrst_ctrl_flash_wr_prot_out.3110296435 Jul 11 04:53:33 PM PDT 24 Jul 11 04:53:50 PM PDT 24 2612288588 ps
T347 /workspace/coverage/default/27.sysrst_ctrl_pin_access_test.3556188690 Jul 11 04:53:38 PM PDT 24 Jul 11 04:53:50 PM PDT 24 2184410193 ps
T348 /workspace/coverage/default/46.sysrst_ctrl_combo_detect_with_pre_cond.4256883358 Jul 11 04:54:28 PM PDT 24 Jul 11 04:56:39 PM PDT 24 49475309060 ps
T181 /workspace/coverage/default/34.sysrst_ctrl_edge_detect.1046957271 Jul 11 04:53:57 PM PDT 24 Jul 11 04:54:13 PM PDT 24 2692099126 ps
T467 /workspace/coverage/default/28.sysrst_ctrl_ultra_low_pwr.2816565414 Jul 11 04:53:44 PM PDT 24 Jul 11 04:53:55 PM PDT 24 3773866431 ps
T293 /workspace/coverage/default/4.sysrst_ctrl_sec_cm.2512758847 Jul 11 04:52:54 PM PDT 24 Jul 11 04:53:56 PM PDT 24 42026426168 ps
T468 /workspace/coverage/default/37.sysrst_ctrl_pin_override_test.3157330116 Jul 11 04:53:57 PM PDT 24 Jul 11 04:54:13 PM PDT 24 2508730921 ps
T469 /workspace/coverage/default/25.sysrst_ctrl_stress_all.1265605807 Jul 11 04:53:33 PM PDT 24 Jul 11 04:53:59 PM PDT 24 6370075430 ps
T283 /workspace/coverage/default/19.sysrst_ctrl_combo_detect.2203391506 Jul 11 04:53:32 PM PDT 24 Jul 11 05:00:08 PM PDT 24 159578958261 ps
T105 /workspace/coverage/default/13.sysrst_ctrl_combo_detect.1641846300 Jul 11 04:53:13 PM PDT 24 Jul 11 04:53:45 PM PDT 24 37540737746 ps
T470 /workspace/coverage/default/36.sysrst_ctrl_smoke.3254581133 Jul 11 04:54:05 PM PDT 24 Jul 11 04:54:16 PM PDT 24 2134243411 ps
T256 /workspace/coverage/default/16.sysrst_ctrl_combo_detect_with_pre_cond.2381956191 Jul 11 04:53:18 PM PDT 24 Jul 11 04:53:58 PM PDT 24 22585894212 ps
T471 /workspace/coverage/default/15.sysrst_ctrl_smoke.4271292865 Jul 11 04:53:20 PM PDT 24 Jul 11 04:53:34 PM PDT 24 2110984450 ps
T335 /workspace/coverage/default/4.sysrst_ctrl_pin_override_test.3664335832 Jul 11 04:52:54 PM PDT 24 Jul 11 04:53:08 PM PDT 24 2514436388 ps
T472 /workspace/coverage/default/36.sysrst_ctrl_flash_wr_prot_out.4275028059 Jul 11 04:54:01 PM PDT 24 Jul 11 04:54:12 PM PDT 24 2668195336 ps
T378 /workspace/coverage/default/20.sysrst_ctrl_combo_detect_with_pre_cond.2252307471 Jul 11 04:53:20 PM PDT 24 Jul 11 04:54:55 PM PDT 24 141278697891 ps
T182 /workspace/coverage/default/2.sysrst_ctrl_edge_detect.3811371339 Jul 11 04:52:45 PM PDT 24 Jul 11 04:53:02 PM PDT 24 3705729936 ps
T473 /workspace/coverage/default/0.sysrst_ctrl_in_out_inverted.1943413225 Jul 11 04:52:44 PM PDT 24 Jul 11 04:52:56 PM PDT 24 2473862450 ps
T474 /workspace/coverage/default/7.sysrst_ctrl_pin_access_test.2220717515 Jul 11 04:52:57 PM PDT 24 Jul 11 04:53:05 PM PDT 24 2167939775 ps
T406 /workspace/coverage/default/13.sysrst_ctrl_ultra_low_pwr.1669120049 Jul 11 04:53:17 PM PDT 24 Jul 11 04:54:39 PM PDT 24 466938586660 ps
T284 /workspace/coverage/default/40.sysrst_ctrl_combo_detect.1278162202 Jul 11 04:54:10 PM PDT 24 Jul 11 04:55:22 PM PDT 24 99057888471 ps
T387 /workspace/coverage/default/4.sysrst_ctrl_combo_detect_with_pre_cond.1517950203 Jul 11 04:52:51 PM PDT 24 Jul 11 04:54:17 PM PDT 24 117662801290 ps
T475 /workspace/coverage/default/42.sysrst_ctrl_in_out_inverted.1478100170 Jul 11 04:54:18 PM PDT 24 Jul 11 04:54:29 PM PDT 24 2487449452 ps
T476 /workspace/coverage/default/47.sysrst_ctrl_ultra_low_pwr.1709402846 Jul 11 04:54:27 PM PDT 24 Jul 11 04:54:37 PM PDT 24 2520709980 ps
T374 /workspace/coverage/default/4.sysrst_ctrl_combo_detect.3879899056 Jul 11 04:53:03 PM PDT 24 Jul 11 04:57:50 PM PDT 24 113740518668 ps
T477 /workspace/coverage/default/57.sysrst_ctrl_combo_detect_with_pre_cond.2686267760 Jul 11 04:54:33 PM PDT 24 Jul 11 04:54:54 PM PDT 24 28607685708 ps
T478 /workspace/coverage/default/9.sysrst_ctrl_flash_wr_prot_out.1631324963 Jul 11 04:53:05 PM PDT 24 Jul 11 04:53:13 PM PDT 24 2634751529 ps
T404 /workspace/coverage/default/18.sysrst_ctrl_ec_pwr_on_rst.405028948 Jul 11 04:53:27 PM PDT 24 Jul 11 05:20:11 PM PDT 24 583005168887 ps
T216 /workspace/coverage/default/8.sysrst_ctrl_edge_detect.2932534975 Jul 11 04:53:06 PM PDT 24 Jul 11 04:53:20 PM PDT 24 3973315882 ps
T220 /workspace/coverage/default/56.sysrst_ctrl_combo_detect_with_pre_cond.3023520907 Jul 11 04:54:36 PM PDT 24 Jul 11 04:56:37 PM PDT 24 166603161318 ps
T221 /workspace/coverage/default/26.sysrst_ctrl_in_out_inverted.1099405088 Jul 11 04:56:49 PM PDT 24 Jul 11 04:56:59 PM PDT 24 2482906803 ps
T222 /workspace/coverage/default/30.sysrst_ctrl_alert_test.2580534692 Jul 11 04:53:53 PM PDT 24 Jul 11 04:54:02 PM PDT 24 2037243584 ps
T223 /workspace/coverage/default/0.sysrst_ctrl_combo_detect.2182615876 Jul 11 04:52:37 PM PDT 24 Jul 11 04:55:44 PM PDT 24 66988309430 ps
T224 /workspace/coverage/default/42.sysrst_ctrl_combo_detect.3354109121 Jul 11 04:54:21 PM PDT 24 Jul 11 04:55:19 PM PDT 24 139917484806 ps
T225 /workspace/coverage/default/33.sysrst_ctrl_combo_detect.4021159917 Jul 11 04:53:54 PM PDT 24 Jul 11 04:56:29 PM PDT 24 116205049145 ps
T226 /workspace/coverage/default/29.sysrst_ctrl_auto_blk_key_output.2830703192 Jul 11 04:53:45 PM PDT 24 Jul 11 04:53:55 PM PDT 24 3629485148 ps
T227 /workspace/coverage/default/44.sysrst_ctrl_stress_all.2876674402 Jul 11 04:54:24 PM PDT 24 Jul 11 04:54:55 PM PDT 24 15676896298 ps
T228 /workspace/coverage/default/45.sysrst_ctrl_alert_test.82339294 Jul 11 04:54:25 PM PDT 24 Jul 11 04:54:40 PM PDT 24 2012509602 ps
T479 /workspace/coverage/default/3.sysrst_ctrl_smoke.750859602 Jul 11 04:52:51 PM PDT 24 Jul 11 04:53:01 PM PDT 24 2119632261 ps
T480 /workspace/coverage/default/25.sysrst_ctrl_alert_test.3219207214 Jul 11 04:53:32 PM PDT 24 Jul 11 04:53:44 PM PDT 24 2016526251 ps
T481 /workspace/coverage/default/31.sysrst_ctrl_pin_override_test.3496142487 Jul 11 04:53:55 PM PDT 24 Jul 11 04:54:10 PM PDT 24 2511687694 ps
T482 /workspace/coverage/default/1.sysrst_ctrl_flash_wr_prot_out.3988563191 Jul 11 04:52:39 PM PDT 24 Jul 11 04:52:51 PM PDT 24 2623500555 ps
T483 /workspace/coverage/default/11.sysrst_ctrl_alert_test.1395564966 Jul 11 04:53:08 PM PDT 24 Jul 11 04:53:16 PM PDT 24 2032196856 ps
T484 /workspace/coverage/default/10.sysrst_ctrl_flash_wr_prot_out.1420957840 Jul 11 04:53:07 PM PDT 24 Jul 11 04:53:15 PM PDT 24 2630597609 ps
T384 /workspace/coverage/default/84.sysrst_ctrl_combo_detect_with_pre_cond.2299413439 Jul 11 04:54:39 PM PDT 24 Jul 11 04:58:18 PM PDT 24 81002003859 ps
T485 /workspace/coverage/default/47.sysrst_ctrl_ec_pwr_on_rst.3781943982 Jul 11 04:54:26 PM PDT 24 Jul 11 04:54:38 PM PDT 24 2580347941 ps
T238 /workspace/coverage/default/32.sysrst_ctrl_stress_all_with_rand_reset.1965376042 Jul 11 04:53:52 PM PDT 24 Jul 11 04:54:11 PM PDT 24 33062962598 ps
T375 /workspace/coverage/default/1.sysrst_ctrl_combo_detect.1541489682 Jul 11 04:52:40 PM PDT 24 Jul 11 04:55:12 PM PDT 24 109885536235 ps
T486 /workspace/coverage/default/8.sysrst_ctrl_stress_all.1530033141 Jul 11 04:53:01 PM PDT 24 Jul 11 04:53:09 PM PDT 24 9549317140 ps
T487 /workspace/coverage/default/42.sysrst_ctrl_ultra_low_pwr.1534871738 Jul 11 04:54:18 PM PDT 24 Jul 11 04:54:29 PM PDT 24 4741658140 ps
T488 /workspace/coverage/default/30.sysrst_ctrl_auto_blk_key_output.3448069605 Jul 11 04:53:47 PM PDT 24 Jul 11 04:53:58 PM PDT 24 3838125723 ps
T489 /workspace/coverage/default/5.sysrst_ctrl_alert_test.1331778878 Jul 11 04:52:59 PM PDT 24 Jul 11 04:53:06 PM PDT 24 2029210885 ps
T106 /workspace/coverage/default/49.sysrst_ctrl_stress_all_with_rand_reset.1855512338 Jul 11 04:54:31 PM PDT 24 Jul 11 04:55:34 PM PDT 24 98659704836 ps
T407 /workspace/coverage/default/14.sysrst_ctrl_stress_all.2756452218 Jul 11 04:53:18 PM PDT 24 Jul 11 04:53:52 PM PDT 24 261976056602 ps
T490 /workspace/coverage/default/17.sysrst_ctrl_auto_blk_key_output.1334590722 Jul 11 04:53:22 PM PDT 24 Jul 11 04:53:37 PM PDT 24 3325972935 ps
T491 /workspace/coverage/default/26.sysrst_ctrl_flash_wr_prot_out.3732185511 Jul 11 04:53:32 PM PDT 24 Jul 11 04:53:49 PM PDT 24 2608984973 ps
T492 /workspace/coverage/default/33.sysrst_ctrl_edge_detect.3281525144 Jul 11 04:53:55 PM PDT 24 Jul 11 04:54:10 PM PDT 24 2413091437 ps
T493 /workspace/coverage/default/7.sysrst_ctrl_smoke.2690789193 Jul 11 04:53:04 PM PDT 24 Jul 11 04:53:11 PM PDT 24 2129405607 ps
T494 /workspace/coverage/default/93.sysrst_ctrl_combo_detect_with_pre_cond.2478292274 Jul 11 04:54:45 PM PDT 24 Jul 11 04:54:54 PM PDT 24 30427061168 ps
T143 /workspace/coverage/default/48.sysrst_ctrl_ultra_low_pwr.2066713767 Jul 11 05:30:36 PM PDT 24 Jul 11 05:30:40 PM PDT 24 6740674585 ps
T336 /workspace/coverage/default/36.sysrst_ctrl_stress_all.3011442507 Jul 11 04:54:06 PM PDT 24 Jul 11 04:54:40 PM PDT 24 10231088965 ps
T495 /workspace/coverage/default/25.sysrst_ctrl_smoke.1668294047 Jul 11 04:53:32 PM PDT 24 Jul 11 04:53:47 PM PDT 24 2113958243 ps
T496 /workspace/coverage/default/26.sysrst_ctrl_ec_pwr_on_rst.609243470 Jul 11 04:53:41 PM PDT 24 Jul 11 04:53:53 PM PDT 24 4150122836 ps
T94 /workspace/coverage/default/30.sysrst_ctrl_ultra_low_pwr.83613539 Jul 11 04:53:45 PM PDT 24 Jul 11 04:53:57 PM PDT 24 5572026353 ps
T107 /workspace/coverage/default/24.sysrst_ctrl_combo_detect.305623054 Jul 11 04:53:34 PM PDT 24 Jul 11 04:53:52 PM PDT 24 39724202022 ps
T108 /workspace/coverage/default/7.sysrst_ctrl_stress_all_with_rand_reset.2166009310 Jul 11 04:52:58 PM PDT 24 Jul 11 04:56:12 PM PDT 24 71603955763 ps
T497 /workspace/coverage/default/7.sysrst_ctrl_flash_wr_prot_out.1563660193 Jul 11 04:52:56 PM PDT 24 Jul 11 04:53:04 PM PDT 24 2642529812 ps
T498 /workspace/coverage/default/28.sysrst_ctrl_pin_override_test.956169835 Jul 11 04:53:47 PM PDT 24 Jul 11 04:53:58 PM PDT 24 2536041132 ps
T377 /workspace/coverage/default/19.sysrst_ctrl_stress_all.2085864665 Jul 11 04:53:23 PM PDT 24 Jul 11 05:00:59 PM PDT 24 164966374078 ps
T337 /workspace/coverage/default/42.sysrst_ctrl_pin_override_test.1278617862 Jul 11 04:54:23 PM PDT 24 Jul 11 04:54:36 PM PDT 24 2523246748 ps
T499 /workspace/coverage/default/24.sysrst_ctrl_alert_test.4292081003 Jul 11 04:53:32 PM PDT 24 Jul 11 04:53:46 PM PDT 24 2012266005 ps
T500 /workspace/coverage/default/10.sysrst_ctrl_in_out_inverted.3025236345 Jul 11 04:53:11 PM PDT 24 Jul 11 04:53:20 PM PDT 24 2471268706 ps
T140 /workspace/coverage/default/18.sysrst_ctrl_ultra_low_pwr.340510256 Jul 11 04:53:21 PM PDT 24 Jul 11 04:53:33 PM PDT 24 4397012372 ps
T501 /workspace/coverage/default/10.sysrst_ctrl_smoke.688350556 Jul 11 04:54:18 PM PDT 24 Jul 11 04:54:32 PM PDT 24 2108575012 ps
T502 /workspace/coverage/default/22.sysrst_ctrl_flash_wr_prot_out.3925938868 Jul 11 04:53:46 PM PDT 24 Jul 11 04:54:02 PM PDT 24 2613105601 ps
T503 /workspace/coverage/default/80.sysrst_ctrl_combo_detect_with_pre_cond.2635794441 Jul 11 04:54:39 PM PDT 24 Jul 11 04:55:10 PM PDT 24 43576636052 ps
T239 /workspace/coverage/default/21.sysrst_ctrl_stress_all_with_rand_reset.1520167103 Jul 11 04:53:25 PM PDT 24 Jul 11 04:54:31 PM PDT 24 48588502809 ps
T504 /workspace/coverage/default/5.sysrst_ctrl_ec_pwr_on_rst.3646521961 Jul 11 04:52:54 PM PDT 24 Jul 11 04:53:04 PM PDT 24 3563555261 ps
T505 /workspace/coverage/default/21.sysrst_ctrl_stress_all.1740316719 Jul 11 04:53:28 PM PDT 24 Jul 11 04:53:44 PM PDT 24 9304967745 ps
T154 /workspace/coverage/default/30.sysrst_ctrl_stress_all.1256354846 Jul 11 04:53:51 PM PDT 24 Jul 11 04:54:07 PM PDT 24 12376022746 ps
T160 /workspace/coverage/default/78.sysrst_ctrl_combo_detect_with_pre_cond.1968154419 Jul 11 04:54:32 PM PDT 24 Jul 11 04:54:59 PM PDT 24 61859497506 ps
T161 /workspace/coverage/default/9.sysrst_ctrl_smoke.60829885 Jul 11 04:53:10 PM PDT 24 Jul 11 04:53:21 PM PDT 24 2115004851 ps
T162 /workspace/coverage/default/24.sysrst_ctrl_pin_access_test.2160443117 Jul 11 04:53:38 PM PDT 24 Jul 11 04:53:54 PM PDT 24 2090601118 ps
T163 /workspace/coverage/default/2.sysrst_ctrl_alert_test.3360495493 Jul 11 04:52:55 PM PDT 24 Jul 11 04:53:06 PM PDT 24 2013737908 ps
T164 /workspace/coverage/default/45.sysrst_ctrl_pin_override_test.4162342751 Jul 11 04:54:22 PM PDT 24 Jul 11 04:54:37 PM PDT 24 2509273416 ps
T165 /workspace/coverage/default/44.sysrst_ctrl_in_out_inverted.1680880730 Jul 11 04:54:20 PM PDT 24 Jul 11 04:54:31 PM PDT 24 2476290795 ps
T166 /workspace/coverage/default/20.sysrst_ctrl_pin_override_test.3143053794 Jul 11 04:53:26 PM PDT 24 Jul 11 04:53:38 PM PDT 24 2514519473 ps
T167 /workspace/coverage/default/42.sysrst_ctrl_flash_wr_prot_out.1329675581 Jul 11 04:54:16 PM PDT 24 Jul 11 04:54:26 PM PDT 24 2633034572 ps
T86 /workspace/coverage/default/33.sysrst_ctrl_combo_detect_with_pre_cond.919515658 Jul 11 04:53:58 PM PDT 24 Jul 11 04:54:22 PM PDT 24 79205642206 ps
T506 /workspace/coverage/default/45.sysrst_ctrl_ultra_low_pwr.1018399840 Jul 11 04:54:21 PM PDT 24 Jul 11 04:54:37 PM PDT 24 8755048381 ps
T507 /workspace/coverage/default/99.sysrst_ctrl_combo_detect_with_pre_cond.1734024109 Jul 11 04:54:39 PM PDT 24 Jul 11 04:56:08 PM PDT 24 131365253458 ps
T508 /workspace/coverage/default/46.sysrst_ctrl_alert_test.3482115841 Jul 11 04:54:23 PM PDT 24 Jul 11 04:54:34 PM PDT 24 2051038108 ps
T509 /workspace/coverage/default/15.sysrst_ctrl_alert_test.966105510 Jul 11 04:53:18 PM PDT 24 Jul 11 04:53:28 PM PDT 24 2047759132 ps
T510 /workspace/coverage/default/19.sysrst_ctrl_auto_blk_key_output.1667701511 Jul 11 04:53:22 PM PDT 24 Jul 11 04:53:40 PM PDT 24 3578057203 ps
T511 /workspace/coverage/default/4.sysrst_ctrl_pin_access_test.2933778867 Jul 11 04:52:51 PM PDT 24 Jul 11 04:53:01 PM PDT 24 2163710341 ps
T512 /workspace/coverage/default/51.sysrst_ctrl_combo_detect_with_pre_cond.1187587659 Jul 11 04:54:32 PM PDT 24 Jul 11 04:57:25 PM PDT 24 63755883015 ps
T388 /workspace/coverage/default/9.sysrst_ctrl_combo_detect_with_pre_cond.1402417277 Jul 11 04:53:02 PM PDT 24 Jul 11 04:57:13 PM PDT 24 100293984097 ps
T513 /workspace/coverage/default/16.sysrst_ctrl_flash_wr_prot_out.4181114983 Jul 11 04:53:17 PM PDT 24 Jul 11 04:53:29 PM PDT 24 2618089779 ps
T514 /workspace/coverage/default/46.sysrst_ctrl_in_out_inverted.3750146512 Jul 11 04:54:23 PM PDT 24 Jul 11 04:54:39 PM PDT 24 2456229944 ps
T255 /workspace/coverage/default/47.sysrst_ctrl_combo_detect_with_pre_cond.962541265 Jul 11 04:54:27 PM PDT 24 Jul 11 04:55:54 PM PDT 24 55000602604 ps
T396 /workspace/coverage/default/29.sysrst_ctrl_combo_detect.2675600137 Jul 11 04:53:47 PM PDT 24 Jul 11 04:56:41 PM PDT 24 70821378641 ps
T141 /workspace/coverage/default/15.sysrst_ctrl_ultra_low_pwr.1301956377 Jul 11 04:53:15 PM PDT 24 Jul 11 04:53:25 PM PDT 24 13531651568 ps
T382 /workspace/coverage/default/69.sysrst_ctrl_combo_detect_with_pre_cond.436637030 Jul 11 04:54:38 PM PDT 24 Jul 11 04:56:56 PM PDT 24 70281568869 ps
T515 /workspace/coverage/default/14.sysrst_ctrl_auto_blk_key_output.2119923536 Jul 11 04:53:15 PM PDT 24 Jul 11 04:56:41 PM PDT 24 283795245852 ps
T516 /workspace/coverage/default/27.sysrst_ctrl_in_out_inverted.451659503 Jul 11 04:53:41 PM PDT 24 Jul 11 04:53:59 PM PDT 24 2463600570 ps
T517 /workspace/coverage/default/29.sysrst_ctrl_alert_test.3159896571 Jul 11 04:53:44 PM PDT 24 Jul 11 04:53:56 PM PDT 24 2019511424 ps
T518 /workspace/coverage/default/47.sysrst_ctrl_alert_test.1674540690 Jul 11 04:54:27 PM PDT 24 Jul 11 04:54:38 PM PDT 24 2021166229 ps
T392 /workspace/coverage/default/95.sysrst_ctrl_combo_detect_with_pre_cond.187749927 Jul 11 04:54:45 PM PDT 24 Jul 11 04:55:59 PM PDT 24 107762037958 ps
T519 /workspace/coverage/default/49.sysrst_ctrl_flash_wr_prot_out.33189460 Jul 11 04:54:26 PM PDT 24 Jul 11 04:54:42 PM PDT 24 2610405866 ps
T520 /workspace/coverage/default/12.sysrst_ctrl_auto_blk_key_output.503290056 Jul 11 04:58:11 PM PDT 24 Jul 11 04:58:32 PM PDT 24 3607209081 ps
T521 /workspace/coverage/default/34.sysrst_ctrl_ec_pwr_on_rst.958722249 Jul 11 04:54:05 PM PDT 24 Jul 11 04:54:16 PM PDT 24 2744057044 ps
T522 /workspace/coverage/default/15.sysrst_ctrl_edge_detect.4086055611 Jul 11 04:53:28 PM PDT 24 Jul 11 04:53:39 PM PDT 24 2606566625 ps
T523 /workspace/coverage/default/42.sysrst_ctrl_smoke.971375362 Jul 11 04:54:17 PM PDT 24 Jul 11 04:54:31 PM PDT 24 2115095380 ps
T326 /workspace/coverage/default/47.sysrst_ctrl_stress_all_with_rand_reset.779978560 Jul 11 04:54:32 PM PDT 24 Jul 11 04:55:07 PM PDT 24 55953610286 ps
T524 /workspace/coverage/default/26.sysrst_ctrl_auto_blk_key_output.2460461234 Jul 11 04:53:46 PM PDT 24 Jul 11 04:54:05 PM PDT 24 3944941348 ps
T525 /workspace/coverage/default/45.sysrst_ctrl_flash_wr_prot_out.3555490272 Jul 11 04:54:26 PM PDT 24 Jul 11 04:54:42 PM PDT 24 2613526081 ps
T526 /workspace/coverage/default/17.sysrst_ctrl_stress_all.2164069293 Jul 11 04:53:22 PM PDT 24 Jul 11 04:53:32 PM PDT 24 7268492499 ps
T527 /workspace/coverage/default/21.sysrst_ctrl_in_out_inverted.101879393 Jul 11 04:53:21 PM PDT 24 Jul 11 04:53:35 PM PDT 24 2469982407 ps
T528 /workspace/coverage/default/33.sysrst_ctrl_alert_test.3210471079 Jul 11 04:53:58 PM PDT 24 Jul 11 04:54:10 PM PDT 24 2020661892 ps
T529 /workspace/coverage/default/48.sysrst_ctrl_in_out_inverted.1467537963 Jul 11 04:54:27 PM PDT 24 Jul 11 04:54:43 PM PDT 24 2463034759 ps
T85 /workspace/coverage/default/1.sysrst_ctrl_feature_disable.2204099339 Jul 11 04:52:45 PM PDT 24 Jul 11 04:54:24 PM PDT 24 37482627296 ps
T386 /workspace/coverage/default/36.sysrst_ctrl_combo_detect_with_pre_cond.2795332750 Jul 11 04:53:57 PM PDT 24 Jul 11 04:54:22 PM PDT 24 54183063352 ps
T530 /workspace/coverage/default/42.sysrst_ctrl_combo_detect_with_pre_cond.2739929160 Jul 11 04:54:18 PM PDT 24 Jul 11 04:58:29 PM PDT 24 91525563537 ps
T531 /workspace/coverage/default/41.sysrst_ctrl_combo_detect_with_pre_cond.2864131040 Jul 11 04:54:14 PM PDT 24 Jul 11 04:55:02 PM PDT 24 59455059558 ps
T240 /workspace/coverage/default/36.sysrst_ctrl_stress_all_with_rand_reset.4165436442 Jul 11 04:54:02 PM PDT 24 Jul 11 04:54:55 PM PDT 24 17418887841 ps
T395 /workspace/coverage/default/16.sysrst_ctrl_combo_detect.1290850826 Jul 11 04:53:22 PM PDT 24 Jul 11 04:57:37 PM PDT 24 101959204123 ps
T390 /workspace/coverage/default/5.sysrst_ctrl_combo_detect_with_pre_cond.4021722968 Jul 11 04:52:59 PM PDT 24 Jul 11 04:53:44 PM PDT 24 58203349999 ps
T532 /workspace/coverage/default/39.sysrst_ctrl_pin_access_test.2103971217 Jul 11 04:54:10 PM PDT 24 Jul 11 04:54:20 PM PDT 24 2278092633 ps
T533 /workspace/coverage/default/34.sysrst_ctrl_flash_wr_prot_out.2007200453 Jul 11 04:53:57 PM PDT 24 Jul 11 04:54:14 PM PDT 24 2612278411 ps
T285 /workspace/coverage/default/18.sysrst_ctrl_stress_all.3046579897 Jul 11 04:53:21 PM PDT 24 Jul 11 04:54:46 PM PDT 24 123838726569 ps
T534 /workspace/coverage/default/18.sysrst_ctrl_flash_wr_prot_out.1138033183 Jul 11 04:53:20 PM PDT 24 Jul 11 04:53:30 PM PDT 24 2628498418 ps
T394 /workspace/coverage/default/46.sysrst_ctrl_stress_all.1759428962 Jul 11 04:54:21 PM PDT 24 Jul 11 04:58:51 PM PDT 24 109985441910 ps
T401 /workspace/coverage/default/58.sysrst_ctrl_combo_detect_with_pre_cond.3168584699 Jul 11 04:54:36 PM PDT 24 Jul 11 04:56:07 PM PDT 24 130849391361 ps
T535 /workspace/coverage/default/1.sysrst_ctrl_alert_test.466477291 Jul 11 04:52:50 PM PDT 24 Jul 11 04:52:58 PM PDT 24 2025269721 ps
T536 /workspace/coverage/default/32.sysrst_ctrl_pin_access_test.492577604 Jul 11 04:53:53 PM PDT 24 Jul 11 04:54:02 PM PDT 24 2273665556 ps
T275 /workspace/coverage/default/35.sysrst_ctrl_stress_all_with_rand_reset.2740105781 Jul 11 04:54:01 PM PDT 24 Jul 11 04:55:17 PM PDT 24 102777227684 ps
T537 /workspace/coverage/default/43.sysrst_ctrl_smoke.3825861493 Jul 11 04:54:15 PM PDT 24 Jul 11 04:54:25 PM PDT 24 2134734430 ps
T391 /workspace/coverage/default/87.sysrst_ctrl_combo_detect_with_pre_cond.2929153172 Jul 11 04:54:49 PM PDT 24 Jul 11 05:00:39 PM PDT 24 148341721523 ps
T538 /workspace/coverage/default/40.sysrst_ctrl_alert_test.1714011772 Jul 11 04:54:12 PM PDT 24 Jul 11 04:54:26 PM PDT 24 2013160909 ps
T539 /workspace/coverage/default/42.sysrst_ctrl_auto_blk_key_output.962464611 Jul 11 04:54:17 PM PDT 24 Jul 11 04:54:35 PM PDT 24 3468069470 ps
T379 /workspace/coverage/default/11.sysrst_ctrl_combo_detect_with_pre_cond.3181485699 Jul 11 04:53:16 PM PDT 24 Jul 11 04:54:46 PM PDT 24 62338031162 ps
T540 /workspace/coverage/default/6.sysrst_ctrl_pin_override_test.3433590305 Jul 11 04:52:57 PM PDT 24 Jul 11 04:53:07 PM PDT 24 2520358979 ps
T541 /workspace/coverage/default/0.sysrst_ctrl_alert_test.657063304 Jul 11 04:52:39 PM PDT 24 Jul 11 04:52:55 PM PDT 24 2015684321 ps
T542 /workspace/coverage/default/4.sysrst_ctrl_in_out_inverted.540295645 Jul 11 04:52:53 PM PDT 24 Jul 11 04:53:04 PM PDT 24 2466086797 ps
T543 /workspace/coverage/default/28.sysrst_ctrl_flash_wr_prot_out.2775797030 Jul 11 04:53:44 PM PDT 24 Jul 11 04:53:59 PM PDT 24 2608969858 ps
T544 /workspace/coverage/default/36.sysrst_ctrl_pin_override_test.1304327709 Jul 11 04:53:58 PM PDT 24 Jul 11 04:54:15 PM PDT 24 2510579304 ps
T545 /workspace/coverage/default/38.sysrst_ctrl_stress_all.278144628 Jul 11 04:54:04 PM PDT 24 Jul 11 04:54:24 PM PDT 24 15900533953 ps
T286 /workspace/coverage/default/22.sysrst_ctrl_combo_detect.1695248230 Jul 11 04:53:28 PM PDT 24 Jul 11 04:53:49 PM PDT 24 61850767219 ps
T546 /workspace/coverage/default/21.sysrst_ctrl_smoke.3000136089 Jul 11 04:53:24 PM PDT 24 Jul 11 04:53:38 PM PDT 24 2111648378 ps
T547 /workspace/coverage/default/44.sysrst_ctrl_auto_blk_key_output.3898657085 Jul 11 04:54:15 PM PDT 24 Jul 11 04:56:36 PM PDT 24 197087276892 ps
T109 /workspace/coverage/default/39.sysrst_ctrl_combo_detect.1840762308 Jul 11 04:54:06 PM PDT 24 Jul 11 04:54:33 PM PDT 24 26913131637 ps
T548 /workspace/coverage/default/35.sysrst_ctrl_alert_test.3073732946 Jul 11 04:53:59 PM PDT 24 Jul 11 04:54:10 PM PDT 24 2058949912 ps
T549 /workspace/coverage/default/27.sysrst_ctrl_ec_pwr_on_rst.2791358653 Jul 11 04:53:41 PM PDT 24 Jul 11 04:53:51 PM PDT 24 2657007727 ps
T550 /workspace/coverage/default/30.sysrst_ctrl_pin_override_test.3262411501 Jul 11 04:53:47 PM PDT 24 Jul 11 04:53:57 PM PDT 24 2527371977 ps
T152 /workspace/coverage/default/24.sysrst_ctrl_edge_detect.2665053638 Jul 11 04:53:38 PM PDT 24 Jul 11 04:53:48 PM PDT 24 4478081453 ps
T551 /workspace/coverage/default/37.sysrst_ctrl_flash_wr_prot_out.803333667 Jul 11 04:54:03 PM PDT 24 Jul 11 04:54:14 PM PDT 24 2630329138 ps
T552 /workspace/coverage/default/22.sysrst_ctrl_pin_override_test.2849780138 Jul 11 04:53:26 PM PDT 24 Jul 11 04:53:38 PM PDT 24 2521814064 ps
T553 /workspace/coverage/default/25.sysrst_ctrl_combo_detect_with_pre_cond.2630266566 Jul 11 04:53:36 PM PDT 24 Jul 11 04:54:03 PM PDT 24 26605160987 ps
T554 /workspace/coverage/default/49.sysrst_ctrl_smoke.2828813411 Jul 11 05:24:25 PM PDT 24 Jul 11 05:24:29 PM PDT 24 2122600333 ps
T555 /workspace/coverage/default/46.sysrst_ctrl_flash_wr_prot_out.1941362474 Jul 11 04:54:23 PM PDT 24 Jul 11 04:54:37 PM PDT 24 2614172997 ps
T556 /workspace/coverage/default/43.sysrst_ctrl_pin_access_test.2646772365 Jul 11 04:54:18 PM PDT 24 Jul 11 04:54:28 PM PDT 24 2071968293 ps
T557 /workspace/coverage/default/52.sysrst_ctrl_combo_detect_with_pre_cond.447198893 Jul 11 04:54:34 PM PDT 24 Jul 11 04:55:22 PM PDT 24 71616062719 ps
T558 /workspace/coverage/default/12.sysrst_ctrl_pin_access_test.4223348766 Jul 11 04:53:09 PM PDT 24 Jul 11 04:53:21 PM PDT 24 2254146282 ps
T559 /workspace/coverage/default/2.sysrst_ctrl_smoke.1986464784 Jul 11 04:52:47 PM PDT 24 Jul 11 04:52:56 PM PDT 24 2136209738 ps
T560 /workspace/coverage/default/48.sysrst_ctrl_stress_all.1357973782 Jul 11 05:47:21 PM PDT 24 Jul 11 05:47:31 PM PDT 24 13227678291 ps
T561 /workspace/coverage/default/8.sysrst_ctrl_smoke.893871929 Jul 11 04:53:06 PM PDT 24 Jul 11 04:53:14 PM PDT 24 2127948084 ps
T562 /workspace/coverage/default/29.sysrst_ctrl_smoke.619831821 Jul 11 04:53:50 PM PDT 24 Jul 11 04:53:59 PM PDT 24 2136591551 ps
T281 /workspace/coverage/default/10.sysrst_ctrl_combo_detect_with_pre_cond.3295792695 Jul 11 04:53:03 PM PDT 24 Jul 11 04:55:17 PM PDT 24 106809601404 ps
T563 /workspace/coverage/default/35.sysrst_ctrl_pin_override_test.2785262194 Jul 11 04:53:57 PM PDT 24 Jul 11 04:54:14 PM PDT 24 2514133771 ps
T564 /workspace/coverage/default/6.sysrst_ctrl_flash_wr_prot_out.3605613117 Jul 11 04:53:00 PM PDT 24 Jul 11 04:53:07 PM PDT 24 2632044235 ps
T565 /workspace/coverage/default/6.sysrst_ctrl_ec_pwr_on_rst.3817967122 Jul 11 04:52:58 PM PDT 24 Jul 11 04:53:12 PM PDT 24 3224202036 ps
T566 /workspace/coverage/default/46.sysrst_ctrl_ultra_low_pwr.2557377195 Jul 11 04:54:23 PM PDT 24 Jul 11 04:54:40 PM PDT 24 7297376357 ps
T567 /workspace/coverage/default/4.sysrst_ctrl_edge_detect.1781390835 Jul 11 04:52:54 PM PDT 24 Jul 11 04:53:02 PM PDT 24 2709682278 ps
T276 /workspace/coverage/default/8.sysrst_ctrl_combo_detect.1738176676 Jul 11 04:53:08 PM PDT 24 Jul 11 05:00:06 PM PDT 24 155370342179 ps
T217 /workspace/coverage/default/30.sysrst_ctrl_edge_detect.1380529279 Jul 11 04:53:47 PM PDT 24 Jul 11 04:54:04 PM PDT 24 4132587319 ps
T568 /workspace/coverage/default/38.sysrst_ctrl_edge_detect.24101229 Jul 11 04:54:06 PM PDT 24 Jul 11 04:54:22 PM PDT 24 2939297455 ps
T569 /workspace/coverage/default/41.sysrst_ctrl_auto_blk_key_output.175979106 Jul 11 04:54:15 PM PDT 24 Jul 11 04:54:28 PM PDT 24 3408099343 ps
T570 /workspace/coverage/default/38.sysrst_ctrl_ec_pwr_on_rst.3435098089 Jul 11 04:54:04 PM PDT 24 Jul 11 04:54:15 PM PDT 24 3125742251 ps
T340 /workspace/coverage/default/29.sysrst_ctrl_stress_all_with_rand_reset.1325925580 Jul 11 04:53:43 PM PDT 24 Jul 11 04:54:22 PM PDT 24 46974398147 ps
T571 /workspace/coverage/default/26.sysrst_ctrl_pin_override_test.399619703 Jul 11 04:53:34 PM PDT 24 Jul 11 04:53:46 PM PDT 24 2532266681 ps
T572 /workspace/coverage/default/33.sysrst_ctrl_flash_wr_prot_out.624358355 Jul 11 04:54:06 PM PDT 24 Jul 11 04:54:19 PM PDT 24 2614236376 ps
T573 /workspace/coverage/default/25.sysrst_ctrl_combo_detect.1560833737 Jul 11 04:53:38 PM PDT 24 Jul 11 04:55:34 PM PDT 24 158718485156 ps
T574 /workspace/coverage/default/26.sysrst_ctrl_stress_all.1600546797 Jul 11 04:53:39 PM PDT 24 Jul 11 04:53:57 PM PDT 24 15460036585 ps
T575 /workspace/coverage/default/31.sysrst_ctrl_ec_pwr_on_rst.3793463220 Jul 11 04:53:56 PM PDT 24 Jul 11 04:54:11 PM PDT 24 5177185870 ps
T218 /workspace/coverage/default/11.sysrst_ctrl_edge_detect.905838288 Jul 11 04:53:10 PM PDT 24 Jul 11 04:53:20 PM PDT 24 3051520886 ps
T576 /workspace/coverage/default/20.sysrst_ctrl_smoke.1176011577 Jul 11 04:53:19 PM PDT 24 Jul 11 04:53:28 PM PDT 24 2150376034 ps
T274 /workspace/coverage/default/28.sysrst_ctrl_combo_detect_with_pre_cond.3237517527 Jul 11 04:53:46 PM PDT 24 Jul 11 04:54:33 PM PDT 24 57203123753 ps
T577 /workspace/coverage/default/1.sysrst_ctrl_pin_access_test.4091142956 Jul 11 04:52:39 PM PDT 24 Jul 11 04:52:54 PM PDT 24 2082382648 ps
T578 /workspace/coverage/default/4.sysrst_ctrl_ultra_low_pwr.2788484659 Jul 11 04:52:49 PM PDT 24 Jul 11 04:52:57 PM PDT 24 6324355533 ps
T349 /workspace/coverage/default/9.sysrst_ctrl_stress_all_with_rand_reset.2087404011 Jul 11 04:53:04 PM PDT 24 Jul 11 04:54:58 PM PDT 24 749650556800 ps
T579 /workspace/coverage/default/39.sysrst_ctrl_flash_wr_prot_out.1851420095 Jul 11 04:54:07 PM PDT 24 Jul 11 04:54:23 PM PDT 24 2614298961 ps
T184 /workspace/coverage/default/20.sysrst_ctrl_stress_all.3088793623 Jul 11 04:53:27 PM PDT 24 Jul 11 04:53:47 PM PDT 24 15348017314 ps
T186 /workspace/coverage/default/32.sysrst_ctrl_alert_test.4181788000 Jul 11 04:53:55 PM PDT 24 Jul 11 04:54:05 PM PDT 24 2036182375 ps
T187 /workspace/coverage/default/12.sysrst_ctrl_stress_all.4161546350 Jul 11 04:53:19 PM PDT 24 Jul 11 04:53:52 PM PDT 24 14467027518 ps
T188 /workspace/coverage/default/47.sysrst_ctrl_flash_wr_prot_out.563704266 Jul 11 04:54:26 PM PDT 24 Jul 11 04:54:37 PM PDT 24 2630677962 ps
T189 /workspace/coverage/default/9.sysrst_ctrl_auto_blk_key_output.1186887048 Jul 11 04:53:03 PM PDT 24 Jul 11 04:53:17 PM PDT 24 3132400553 ps
T190 /workspace/coverage/default/33.sysrst_ctrl_ultra_low_pwr.172467599 Jul 11 04:54:03 PM PDT 24 Jul 11 04:54:18 PM PDT 24 4118146587 ps
T191 /workspace/coverage/default/22.sysrst_ctrl_pin_access_test.1248308907 Jul 11 04:53:26 PM PDT 24 Jul 11 04:53:40 PM PDT 24 2084687083 ps
T153 /workspace/coverage/default/18.sysrst_ctrl_edge_detect.590807180 Jul 11 04:53:23 PM PDT 24 Jul 11 04:53:34 PM PDT 24 5469969660 ps
T192 /workspace/coverage/default/4.sysrst_ctrl_combo_detect_ec_rst.3722401370 Jul 11 04:52:57 PM PDT 24 Jul 11 04:53:06 PM PDT 24 2221994146 ps
T183 /workspace/coverage/default/22.sysrst_ctrl_stress_all_with_rand_reset.2833553247 Jul 11 04:53:27 PM PDT 24 Jul 11 04:54:24 PM PDT 24 39511394808 ps
T210 /workspace/coverage/default/7.sysrst_ctrl_stress_all.1583664119 Jul 11 04:53:02 PM PDT 24 Jul 11 04:55:12 PM PDT 24 205839181622 ps
T110 /workspace/coverage/default/17.sysrst_ctrl_stress_all_with_rand_reset.667921251 Jul 11 04:53:26 PM PDT 24 Jul 11 04:54:01 PM PDT 24 44641953410 ps
T211 /workspace/coverage/default/1.sysrst_ctrl_auto_blk_key_output.1300365315 Jul 11 04:52:53 PM PDT 24 Jul 11 04:53:08 PM PDT 24 3488812873 ps
T212 /workspace/coverage/default/20.sysrst_ctrl_combo_detect.4257691083 Jul 11 04:53:28 PM PDT 24 Jul 11 04:55:01 PM PDT 24 131972278089 ps
T213 /workspace/coverage/default/18.sysrst_ctrl_pin_access_test.2646897479 Jul 11 04:53:23 PM PDT 24 Jul 11 04:53:34 PM PDT 24 2177427248 ps
T214 /workspace/coverage/default/26.sysrst_ctrl_smoke.8861058 Jul 11 04:53:33 PM PDT 24 Jul 11 04:53:48 PM PDT 24 2107451135 ps
T215 /workspace/coverage/default/23.sysrst_ctrl_flash_wr_prot_out.2867386441 Jul 11 04:53:31 PM PDT 24 Jul 11 04:53:43 PM PDT 24 2616595645 ps
T399 /workspace/coverage/default/53.sysrst_ctrl_combo_detect_with_pre_cond.117166024 Jul 11 04:54:32 PM PDT 24 Jul 11 04:56:20 PM PDT 24 147520408310 ps
T580 /workspace/coverage/default/3.sysrst_ctrl_combo_detect_with_pre_cond.2275821435 Jul 11 04:52:56 PM PDT 24 Jul 11 04:56:46 PM PDT 24 90266113025 ps
T330 /workspace/coverage/default/35.sysrst_ctrl_stress_all.2486682907 Jul 11 04:53:59 PM PDT 24 Jul 11 04:58:09 PM PDT 24 92676454573 ps
T581 /workspace/coverage/default/39.sysrst_ctrl_combo_detect_with_pre_cond.2721055683 Jul 11 04:54:09 PM PDT 24 Jul 11 04:56:46 PM PDT 24 57831598422 ps
T582 /workspace/coverage/default/8.sysrst_ctrl_ec_pwr_on_rst.2707448099 Jul 11 04:53:10 PM PDT 24 Jul 11 04:53:21 PM PDT 24 2924442817 ps
T583 /workspace/coverage/default/22.sysrst_ctrl_ultra_low_pwr.3725460215 Jul 11 04:53:27 PM PDT 24 Jul 11 04:53:44 PM PDT 24 6279405780 ps
T584 /workspace/coverage/default/25.sysrst_ctrl_auto_blk_key_output.4218601809 Jul 11 04:53:33 PM PDT 24 Jul 11 04:53:45 PM PDT 24 3958886674 ps
T585 /workspace/coverage/default/14.sysrst_ctrl_combo_detect_with_pre_cond.3509699117 Jul 11 04:53:15 PM PDT 24 Jul 11 04:55:01 PM PDT 24 36033846366 ps
T586 /workspace/coverage/default/34.sysrst_ctrl_alert_test.3472080781 Jul 11 04:53:57 PM PDT 24 Jul 11 04:54:07 PM PDT 24 2118773951 ps
T587 /workspace/coverage/default/4.sysrst_ctrl_flash_wr_prot_out.3557518479 Jul 11 04:52:52 PM PDT 24 Jul 11 04:53:00 PM PDT 24 2636407479 ps
T588 /workspace/coverage/default/4.sysrst_ctrl_stress_all.3737377137 Jul 11 04:52:55 PM PDT 24 Jul 11 04:53:06 PM PDT 24 15425596166 ps
T589 /workspace/coverage/default/33.sysrst_ctrl_auto_blk_key_output.71945862 Jul 11 04:53:58 PM PDT 24 Jul 11 04:54:11 PM PDT 24 3667745483 ps
T294 /workspace/coverage/default/0.sysrst_ctrl_sec_cm.1520644491 Jul 11 04:52:39 PM PDT 24 Jul 11 04:53:44 PM PDT 24 42023004851 ps
T590 /workspace/coverage/default/9.sysrst_ctrl_pin_access_test.1481723160 Jul 11 04:53:01 PM PDT 24 Jul 11 04:53:10 PM PDT 24 2195624491 ps
T383 /workspace/coverage/default/43.sysrst_ctrl_combo_detect_with_pre_cond.2290927694 Jul 11 04:54:17 PM PDT 24 Jul 11 04:55:03 PM PDT 24 61310216217 ps
T591 /workspace/coverage/default/31.sysrst_ctrl_ultra_low_pwr.58901747 Jul 11 04:53:57 PM PDT 24 Jul 11 04:54:11 PM PDT 24 4630485980 ps
T400 /workspace/coverage/default/89.sysrst_ctrl_combo_detect_with_pre_cond.3327142395 Jul 11 04:54:35 PM PDT 24 Jul 11 04:56:13 PM PDT 24 72334564461 ps
T592 /workspace/coverage/default/21.sysrst_ctrl_auto_blk_key_output.1435271570 Jul 11 04:53:32 PM PDT 24 Jul 11 04:53:44 PM PDT 24 3436236842 ps
T593 /workspace/coverage/default/46.sysrst_ctrl_pin_access_test.1423010459 Jul 11 04:54:24 PM PDT 24 Jul 11 04:54:35 PM PDT 24 2258048683 ps
T155 /workspace/coverage/default/37.sysrst_ctrl_stress_all_with_rand_reset.2263725324 Jul 11 04:54:06 PM PDT 24 Jul 11 04:54:49 PM PDT 24 40347599167 ps
T594 /workspace/coverage/default/23.sysrst_ctrl_pin_access_test.670248060 Jul 11 04:53:28 PM PDT 24 Jul 11 04:53:39 PM PDT 24 2186926300 ps
T595 /workspace/coverage/default/13.sysrst_ctrl_flash_wr_prot_out.2249987776 Jul 11 04:53:17 PM PDT 24 Jul 11 04:53:27 PM PDT 24 2638996968 ps
T596 /workspace/coverage/default/43.sysrst_ctrl_alert_test.3970729175 Jul 11 04:54:24 PM PDT 24 Jul 11 04:54:35 PM PDT 24 2033115815 ps
T597 /workspace/coverage/default/29.sysrst_ctrl_ec_pwr_on_rst.2276554159 Jul 11 04:53:44 PM PDT 24 Jul 11 04:53:55 PM PDT 24 3057469157 ps
T598 /workspace/coverage/default/38.sysrst_ctrl_alert_test.2758835806 Jul 11 04:54:05 PM PDT 24 Jul 11 04:54:15 PM PDT 24 2044674695 ps
T599 /workspace/coverage/default/14.sysrst_ctrl_in_out_inverted.2003369150 Jul 11 04:53:15 PM PDT 24 Jul 11 04:53:26 PM PDT 24 2481911546 ps
T600 /workspace/coverage/default/45.sysrst_ctrl_combo_detect.2892278662 Jul 11 04:54:23 PM PDT 24 Jul 11 04:59:05 PM PDT 24 100395863810 ps
T601 /workspace/coverage/default/1.sysrst_ctrl_combo_detect_ec_rst.1838822157 Jul 11 04:52:37 PM PDT 24 Jul 11 04:52:50 PM PDT 24 2171112561 ps
T602 /workspace/coverage/default/31.sysrst_ctrl_flash_wr_prot_out.727751603 Jul 11 04:53:52 PM PDT 24 Jul 11 04:54:07 PM PDT 24 2614731382 ps
0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%