Assertions
dashboard | hierarchy | modlist | groups | tests | asserts
Assertions by Category
ASSERTPROPERTIESSEQUENCES
Total1028010
Category 01028010


Assertions by Severity
ASSERTPROPERTIESSEQUENCES
Total1028010
Severity 01028010


Summary for Assertions
NUMBERPERCENT
Total Number1028100.00
Uncovered50.49
Success102399.51
Failure00.00
Incomplete10.10
Without Attempts00.00


Summary for Cover Sequences
NUMBERPERCENT
Total Number10100.00
Uncovered00.00
All Matches10100.00
First Matches10100.00
Go previous page
ASSERTIONSCATEGORYSEVERITYATTEMPTSREAL SUCCESSESFAILURESINCOMPLETE
tb.dut.tlul_assert_device.gen_assert_final[91].noOutstandingReqsAtEndOfSim_A 0091491400
tb.dut.tlul_assert_device.gen_assert_final[92].noOutstandingReqsAtEndOfSim_A 0091491400
tb.dut.tlul_assert_device.gen_assert_final[93].noOutstandingReqsAtEndOfSim_A 0091491400
tb.dut.tlul_assert_device.gen_assert_final[94].noOutstandingReqsAtEndOfSim_A 0091491400
tb.dut.tlul_assert_device.gen_assert_final[95].noOutstandingReqsAtEndOfSim_A 0091491400
tb.dut.tlul_assert_device.gen_assert_final[96].noOutstandingReqsAtEndOfSim_A 0091491400
tb.dut.tlul_assert_device.gen_assert_final[97].noOutstandingReqsAtEndOfSim_A 0091491400
tb.dut.tlul_assert_device.gen_assert_final[98].noOutstandingReqsAtEndOfSim_A 0091491400
tb.dut.tlul_assert_device.gen_assert_final[99].noOutstandingReqsAtEndOfSim_A 0091491400
tb.dut.tlul_assert_device.gen_assert_final[9].noOutstandingReqsAtEndOfSim_A 0091491400
tb.dut.tlul_assert_device.gen_device.aDataKnown_M 001132050925226641000
tb.dut.tlul_assert_device.gen_device.addrSizeAlignedErr_A 001132050342672100
tb.dut.tlul_assert_device.gen_device.contigMask_M 001132050925745115300
tb.dut.tlul_assert_device.gen_device.dDataKnown_A 00113205092515352400
tb.dut.tlul_assert_device.gen_device.legalAOpcodeErr_A 001132050342709600
tb.dut.tlul_assert_device.gen_device.legalAParam_M 001132050925940167400
tb.dut.tlul_assert_device.gen_device.legalDParam_A 00113205092551588300
tb.dut.tlul_assert_device.gen_device.pendingReqPerSrc_M 001132050925940167400
tb.dut.tlul_assert_device.gen_device.respMustHaveReq_A 00113205092551588300
tb.dut.tlul_assert_device.gen_device.respOpcode_A 00113205092551588300
tb.dut.tlul_assert_device.gen_device.respSzEqReqSz_A 00113205092551588300
tb.dut.tlul_assert_device.gen_device.sizeGTEMaskErr_A 001132050342440600
tb.dut.tlul_assert_device.gen_device.sizeMatchesMaskErr_A 001132050342418300
tb.dut.tlul_assert_device.p_dbw.TlDbw_A 0091491400
tb.dut.u_reg.en2addrHit 00113205034224488300
tb.dut.u_reg.reAfterRv 00113205034224488200
tb.dut.u_reg.rePulse 00113205034212959200
tb.dut.u_reg.u_auto_block_debounce_ctl_cdc.BusySrcReqChk_A 00113205034289391100
tb.dut.u_reg.u_auto_block_debounce_ctl_cdc.DstReqKnown_A 008657858782878200
tb.dut.u_reg.u_auto_block_debounce_ctl_cdc.SrcAckBusyChk_A 001132050342121500
tb.dut.u_reg.u_auto_block_debounce_ctl_cdc.SrcBusyKnown_A 001132050342113160895000
tb.dut.u_reg.u_auto_block_debounce_ctl_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001132050342121500
tb.dut.u_reg.u_auto_block_debounce_ctl_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 008657858121500
tb.dut.u_reg.u_auto_block_debounce_ctl_cdc.u_src_to_dst_req.DstPulseCheck_A 008657858117400
tb.dut.u_reg.u_auto_block_debounce_ctl_cdc.u_src_to_dst_req.SrcPulseCheck_M 001132050342121900
tb.dut.u_reg.u_auto_block_out_ctl_cdc.BusySrcReqChk_A 00113205034275753000
tb.dut.u_reg.u_auto_block_out_ctl_cdc.DstReqKnown_A 008657858782878200
tb.dut.u_reg.u_auto_block_out_ctl_cdc.SrcAckBusyChk_A 001132050342104500
tb.dut.u_reg.u_auto_block_out_ctl_cdc.SrcBusyKnown_A 001132050342113160895000
tb.dut.u_reg.u_auto_block_out_ctl_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001132050342104500
tb.dut.u_reg.u_auto_block_out_ctl_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 008657858104500
tb.dut.u_reg.u_auto_block_out_ctl_cdc.u_src_to_dst_req.DstPulseCheck_A 008657858100300
tb.dut.u_reg.u_auto_block_out_ctl_cdc.u_src_to_dst_req.SrcPulseCheck_M 001132050342105100
tb.dut.u_reg.u_chk.PayLoadWidthCheck 0091491400
tb.dut.u_reg.u_com_det_ctl_0_cdc.BusySrcReqChk_A 001132050342144058500
tb.dut.u_reg.u_com_det_ctl_0_cdc.DstReqKnown_A 008657858782878200
tb.dut.u_reg.u_com_det_ctl_0_cdc.SrcAckBusyChk_A 001132050342170400
tb.dut.u_reg.u_com_det_ctl_0_cdc.SrcBusyKnown_A 001132050342113160895000
tb.dut.u_reg.u_com_det_ctl_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001132050342170400
tb.dut.u_reg.u_com_det_ctl_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 008657858170400
tb.dut.u_reg.u_com_det_ctl_0_cdc.u_src_to_dst_req.DstPulseCheck_A 008657858166200
tb.dut.u_reg.u_com_det_ctl_0_cdc.u_src_to_dst_req.SrcPulseCheck_M 001132050342171000
tb.dut.u_reg.u_com_det_ctl_1_cdc.BusySrcReqChk_A 001132050342135619100
tb.dut.u_reg.u_com_det_ctl_1_cdc.DstReqKnown_A 008657858782878200
tb.dut.u_reg.u_com_det_ctl_1_cdc.SrcAckBusyChk_A 001132050342162200
tb.dut.u_reg.u_com_det_ctl_1_cdc.SrcBusyKnown_A 001132050342113160895000
tb.dut.u_reg.u_com_det_ctl_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001132050342162200
tb.dut.u_reg.u_com_det_ctl_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 008657858162200
tb.dut.u_reg.u_com_det_ctl_1_cdc.u_src_to_dst_req.DstPulseCheck_A 008657858158200
tb.dut.u_reg.u_com_det_ctl_1_cdc.u_src_to_dst_req.SrcPulseCheck_M 001132050342162800
tb.dut.u_reg.u_com_det_ctl_2_cdc.BusySrcReqChk_A 001132050342129995200
tb.dut.u_reg.u_com_det_ctl_2_cdc.DstReqKnown_A 008657858782878200
tb.dut.u_reg.u_com_det_ctl_2_cdc.SrcAckBusyChk_A 001132050342159000
tb.dut.u_reg.u_com_det_ctl_2_cdc.SrcBusyKnown_A 001132050342113160895000
tb.dut.u_reg.u_com_det_ctl_2_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001132050342159000
tb.dut.u_reg.u_com_det_ctl_2_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 008657858159000
tb.dut.u_reg.u_com_det_ctl_2_cdc.u_src_to_dst_req.DstPulseCheck_A 008657858155100
tb.dut.u_reg.u_com_det_ctl_2_cdc.u_src_to_dst_req.SrcPulseCheck_M 001132050342159500
tb.dut.u_reg.u_com_det_ctl_3_cdc.BusySrcReqChk_A 001132050342131217100
tb.dut.u_reg.u_com_det_ctl_3_cdc.DstReqKnown_A 008657858782878200
tb.dut.u_reg.u_com_det_ctl_3_cdc.SrcAckBusyChk_A 001132050342158600
tb.dut.u_reg.u_com_det_ctl_3_cdc.SrcBusyKnown_A 001132050342113160895000
tb.dut.u_reg.u_com_det_ctl_3_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001132050342158600
tb.dut.u_reg.u_com_det_ctl_3_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 008657858158600
tb.dut.u_reg.u_com_det_ctl_3_cdc.u_src_to_dst_req.DstPulseCheck_A 008657858154300
tb.dut.u_reg.u_com_det_ctl_3_cdc.u_src_to_dst_req.SrcPulseCheck_M 001132050342159300
tb.dut.u_reg.u_com_out_ctl_0_cdc.BusySrcReqChk_A 001132050342140097600
tb.dut.u_reg.u_com_out_ctl_0_cdc.DstReqKnown_A 008657858782878200
tb.dut.u_reg.u_com_out_ctl_0_cdc.SrcAckBusyChk_A 001132050342165600
tb.dut.u_reg.u_com_out_ctl_0_cdc.SrcBusyKnown_A 001132050342113160895000
tb.dut.u_reg.u_com_out_ctl_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001132050342165600
tb.dut.u_reg.u_com_out_ctl_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 008657858165600
tb.dut.u_reg.u_com_out_ctl_0_cdc.u_src_to_dst_req.DstPulseCheck_A 008657858161300
tb.dut.u_reg.u_com_out_ctl_0_cdc.u_src_to_dst_req.SrcPulseCheck_M 001132050342166100
tb.dut.u_reg.u_com_out_ctl_1_cdc.BusySrcReqChk_A 001132050342127187000
tb.dut.u_reg.u_com_out_ctl_1_cdc.DstReqKnown_A 008657858782878200
tb.dut.u_reg.u_com_out_ctl_1_cdc.SrcAckBusyChk_A 001132050342158400
tb.dut.u_reg.u_com_out_ctl_1_cdc.SrcBusyKnown_A 001132050342113160895000
tb.dut.u_reg.u_com_out_ctl_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001132050342158400
tb.dut.u_reg.u_com_out_ctl_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 008657858158400
tb.dut.u_reg.u_com_out_ctl_1_cdc.u_src_to_dst_req.DstPulseCheck_A 008657858154200
tb.dut.u_reg.u_com_out_ctl_1_cdc.u_src_to_dst_req.SrcPulseCheck_M 001132050342158800
tb.dut.u_reg.u_com_out_ctl_2_cdc.BusySrcReqChk_A 001132050342129016100
tb.dut.u_reg.u_com_out_ctl_2_cdc.DstReqKnown_A 008657858782878200
tb.dut.u_reg.u_com_out_ctl_2_cdc.SrcAckBusyChk_A 001132050342161200
tb.dut.u_reg.u_com_out_ctl_2_cdc.SrcBusyKnown_A 001132050342113160895000
tb.dut.u_reg.u_com_out_ctl_2_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001132050342161200
tb.dut.u_reg.u_com_out_ctl_2_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 008657858161200
tb.dut.u_reg.u_com_out_ctl_2_cdc.u_src_to_dst_req.DstPulseCheck_A 008657858157500
tb.dut.u_reg.u_com_out_ctl_2_cdc.u_src_to_dst_req.SrcPulseCheck_M 001132050342161600
tb.dut.u_reg.u_com_out_ctl_3_cdc.BusySrcReqChk_A 001132050342131060400
tb.dut.u_reg.u_com_out_ctl_3_cdc.DstReqKnown_A 008657858782878200
tb.dut.u_reg.u_com_out_ctl_3_cdc.SrcAckBusyChk_A 001132050342162800
tb.dut.u_reg.u_com_out_ctl_3_cdc.SrcBusyKnown_A 001132050342113160895000
tb.dut.u_reg.u_com_out_ctl_3_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001132050342162800
tb.dut.u_reg.u_com_out_ctl_3_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 008657858162800
tb.dut.u_reg.u_com_out_ctl_3_cdc.u_src_to_dst_req.DstPulseCheck_A 008657858158400
tb.dut.u_reg.u_com_out_ctl_3_cdc.u_src_to_dst_req.SrcPulseCheck_M 001132050342163200
tb.dut.u_reg.u_com_pre_det_ctl_0_cdc.BusySrcReqChk_A 00113205034283145400
tb.dut.u_reg.u_com_pre_det_ctl_0_cdc.DstReqKnown_A 008657858782878200
tb.dut.u_reg.u_com_pre_det_ctl_0_cdc.SrcAckBusyChk_A 001132050342102200
tb.dut.u_reg.u_com_pre_det_ctl_0_cdc.SrcBusyKnown_A 001132050342113160895000
tb.dut.u_reg.u_com_pre_det_ctl_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001132050342102200
tb.dut.u_reg.u_com_pre_det_ctl_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 008657858102200
tb.dut.u_reg.u_com_pre_det_ctl_0_cdc.u_src_to_dst_req.DstPulseCheck_A 00865785898500
tb.dut.u_reg.u_com_pre_det_ctl_0_cdc.u_src_to_dst_req.SrcPulseCheck_M 001132050342102700
tb.dut.u_reg.u_com_pre_det_ctl_1_cdc.BusySrcReqChk_A 00113205034283801700
tb.dut.u_reg.u_com_pre_det_ctl_1_cdc.DstReqKnown_A 008657858782878200
tb.dut.u_reg.u_com_pre_det_ctl_1_cdc.SrcAckBusyChk_A 001132050342106200
tb.dut.u_reg.u_com_pre_det_ctl_1_cdc.SrcBusyKnown_A 001132050342113160895000
tb.dut.u_reg.u_com_pre_det_ctl_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001132050342106200
tb.dut.u_reg.u_com_pre_det_ctl_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 008657858106200
tb.dut.u_reg.u_com_pre_det_ctl_1_cdc.u_src_to_dst_req.DstPulseCheck_A 008657858102200
tb.dut.u_reg.u_com_pre_det_ctl_1_cdc.u_src_to_dst_req.SrcPulseCheck_M 001132050342106600
tb.dut.u_reg.u_com_pre_det_ctl_2_cdc.BusySrcReqChk_A 00113205034284315600
tb.dut.u_reg.u_com_pre_det_ctl_2_cdc.DstReqKnown_A 008657858782878200
tb.dut.u_reg.u_com_pre_det_ctl_2_cdc.SrcAckBusyChk_A 001132050342107400
tb.dut.u_reg.u_com_pre_det_ctl_2_cdc.SrcBusyKnown_A 001132050342113160895000
tb.dut.u_reg.u_com_pre_det_ctl_2_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001132050342107400
tb.dut.u_reg.u_com_pre_det_ctl_2_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 008657858107400
tb.dut.u_reg.u_com_pre_det_ctl_2_cdc.u_src_to_dst_req.DstPulseCheck_A 008657858103300
tb.dut.u_reg.u_com_pre_det_ctl_2_cdc.u_src_to_dst_req.SrcPulseCheck_M 001132050342107800
tb.dut.u_reg.u_com_pre_det_ctl_3_cdc.BusySrcReqChk_A 00113205034279602200
tb.dut.u_reg.u_com_pre_det_ctl_3_cdc.DstReqKnown_A 008657858782878200
tb.dut.u_reg.u_com_pre_det_ctl_3_cdc.SrcAckBusyChk_A 001132050342101000
tb.dut.u_reg.u_com_pre_det_ctl_3_cdc.SrcBusyKnown_A 001132050342113160895000
tb.dut.u_reg.u_com_pre_det_ctl_3_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001132050342101000
tb.dut.u_reg.u_com_pre_det_ctl_3_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 008657858101000
tb.dut.u_reg.u_com_pre_det_ctl_3_cdc.u_src_to_dst_req.DstPulseCheck_A 00865785897100
tb.dut.u_reg.u_com_pre_det_ctl_3_cdc.u_src_to_dst_req.SrcPulseCheck_M 001132050342101400
tb.dut.u_reg.u_com_pre_sel_ctl_0_cdc.BusySrcReqChk_A 001132050342650711300
tb.dut.u_reg.u_com_pre_sel_ctl_0_cdc.DstReqKnown_A 008657858782878200
tb.dut.u_reg.u_com_pre_sel_ctl_0_cdc.SrcAckBusyChk_A 001132050342658300
tb.dut.u_reg.u_com_pre_sel_ctl_0_cdc.SrcBusyKnown_A 001132050342113160895000
tb.dut.u_reg.u_com_pre_sel_ctl_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001132050342658300
tb.dut.u_reg.u_com_pre_sel_ctl_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 008657858658300
tb.dut.u_reg.u_com_pre_sel_ctl_0_cdc.u_src_to_dst_req.DstPulseCheck_A 008657858653700
tb.dut.u_reg.u_com_pre_sel_ctl_0_cdc.u_src_to_dst_req.SrcPulseCheck_M 001132050342658700
tb.dut.u_reg.u_com_pre_sel_ctl_1_cdc.BusySrcReqChk_A 001132050342636648400
tb.dut.u_reg.u_com_pre_sel_ctl_1_cdc.DstReqKnown_A 008657858782878200
tb.dut.u_reg.u_com_pre_sel_ctl_1_cdc.SrcAckBusyChk_A 001132050342654100
tb.dut.u_reg.u_com_pre_sel_ctl_1_cdc.SrcBusyKnown_A 001132050342113160895000
tb.dut.u_reg.u_com_pre_sel_ctl_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001132050342654100
tb.dut.u_reg.u_com_pre_sel_ctl_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 008657858654100
tb.dut.u_reg.u_com_pre_sel_ctl_1_cdc.u_src_to_dst_req.DstPulseCheck_A 008657858650000
tb.dut.u_reg.u_com_pre_sel_ctl_1_cdc.u_src_to_dst_req.SrcPulseCheck_M 001132050342654300
tb.dut.u_reg.u_com_pre_sel_ctl_2_cdc.BusySrcReqChk_A 001132050342634145300
tb.dut.u_reg.u_com_pre_sel_ctl_2_cdc.DstReqKnown_A 008657858782878200
tb.dut.u_reg.u_com_pre_sel_ctl_2_cdc.SrcAckBusyChk_A 001132050342648500
tb.dut.u_reg.u_com_pre_sel_ctl_2_cdc.SrcBusyKnown_A 001132050342113160895000
tb.dut.u_reg.u_com_pre_sel_ctl_2_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001132050342648500
tb.dut.u_reg.u_com_pre_sel_ctl_2_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 008657858648500
tb.dut.u_reg.u_com_pre_sel_ctl_2_cdc.u_src_to_dst_req.DstPulseCheck_A 008657858644500
tb.dut.u_reg.u_com_pre_sel_ctl_2_cdc.u_src_to_dst_req.SrcPulseCheck_M 001132050342648800
tb.dut.u_reg.u_com_pre_sel_ctl_3_cdc.BusySrcReqChk_A 001132050342612714200
tb.dut.u_reg.u_com_pre_sel_ctl_3_cdc.DstReqKnown_A 008657858782878200
tb.dut.u_reg.u_com_pre_sel_ctl_3_cdc.SrcAckBusyChk_A 001132050342648300
tb.dut.u_reg.u_com_pre_sel_ctl_3_cdc.SrcBusyKnown_A 001132050342113160895000
tb.dut.u_reg.u_com_pre_sel_ctl_3_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001132050342648300
tb.dut.u_reg.u_com_pre_sel_ctl_3_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 008657858648400
tb.dut.u_reg.u_com_pre_sel_ctl_3_cdc.u_src_to_dst_req.DstPulseCheck_A 008657858644100
tb.dut.u_reg.u_com_pre_sel_ctl_3_cdc.u_src_to_dst_req.SrcPulseCheck_M 001132050342648800
tb.dut.u_reg.u_com_sel_ctl_0_cdc.BusySrcReqChk_A 001132050342709372700
tb.dut.u_reg.u_com_sel_ctl_0_cdc.DstReqKnown_A 008657858782878200
tb.dut.u_reg.u_com_sel_ctl_0_cdc.SrcAckBusyChk_A 001132050342719000
tb.dut.u_reg.u_com_sel_ctl_0_cdc.SrcBusyKnown_A 001132050342113160895000
tb.dut.u_reg.u_com_sel_ctl_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001132050342719000
tb.dut.u_reg.u_com_sel_ctl_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 008657858719000
tb.dut.u_reg.u_com_sel_ctl_0_cdc.u_src_to_dst_req.DstPulseCheck_A 008657858714900
tb.dut.u_reg.u_com_sel_ctl_0_cdc.u_src_to_dst_req.SrcPulseCheck_M 001132050342719500
tb.dut.u_reg.u_com_sel_ctl_1_cdc.BusySrcReqChk_A 001132050342692814000
tb.dut.u_reg.u_com_sel_ctl_1_cdc.DstReqKnown_A 008657858782878200
tb.dut.u_reg.u_com_sel_ctl_1_cdc.SrcAckBusyChk_A 001132050342712200
tb.dut.u_reg.u_com_sel_ctl_1_cdc.SrcBusyKnown_A 001132050342113160895000
tb.dut.u_reg.u_com_sel_ctl_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001132050342712200
tb.dut.u_reg.u_com_sel_ctl_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 008657858712200
tb.dut.u_reg.u_com_sel_ctl_1_cdc.u_src_to_dst_req.DstPulseCheck_A 008657858707800
tb.dut.u_reg.u_com_sel_ctl_1_cdc.u_src_to_dst_req.SrcPulseCheck_M 001132050342712600
tb.dut.u_reg.u_com_sel_ctl_2_cdc.BusySrcReqChk_A 001132050342685088400
tb.dut.u_reg.u_com_sel_ctl_2_cdc.DstReqKnown_A 008657858782878200
tb.dut.u_reg.u_com_sel_ctl_2_cdc.SrcAckBusyChk_A 001132050342702500
tb.dut.u_reg.u_com_sel_ctl_2_cdc.SrcBusyKnown_A 001132050342113160895000
tb.dut.u_reg.u_com_sel_ctl_2_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001132050342702500
tb.dut.u_reg.u_com_sel_ctl_2_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 008657858702500
tb.dut.u_reg.u_com_sel_ctl_2_cdc.u_src_to_dst_req.DstPulseCheck_A 008657858698700
tb.dut.u_reg.u_com_sel_ctl_2_cdc.u_src_to_dst_req.SrcPulseCheck_M 001132050342703400
tb.dut.u_reg.u_com_sel_ctl_3_cdc.BusySrcReqChk_A 001132050342663713500
tb.dut.u_reg.u_com_sel_ctl_3_cdc.DstReqKnown_A 008657858782878200
tb.dut.u_reg.u_com_sel_ctl_3_cdc.SrcAckBusyChk_A 001132050342707000
tb.dut.u_reg.u_com_sel_ctl_3_cdc.SrcBusyKnown_A 001132050342113160895000
tb.dut.u_reg.u_com_sel_ctl_3_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001132050342707000
tb.dut.u_reg.u_com_sel_ctl_3_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 008657858707000
tb.dut.u_reg.u_com_sel_ctl_3_cdc.u_src_to_dst_req.DstPulseCheck_A 008657858702700
tb.dut.u_reg.u_com_sel_ctl_3_cdc.u_src_to_dst_req.SrcPulseCheck_M 001132050342707500
tb.dut.u_reg.u_ec_rst_ctl_cdc.BusySrcReqChk_A 001132050342142500600
tb.dut.u_reg.u_ec_rst_ctl_cdc.DstReqKnown_A 008657858782878200
tb.dut.u_reg.u_ec_rst_ctl_cdc.SrcAckBusyChk_A 001132050342175000
tb.dut.u_reg.u_ec_rst_ctl_cdc.SrcBusyKnown_A 001132050342113160895000
tb.dut.u_reg.u_ec_rst_ctl_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001132050342175000
tb.dut.u_reg.u_ec_rst_ctl_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 008657858175000
tb.dut.u_reg.u_ec_rst_ctl_cdc.u_src_to_dst_req.DstPulseCheck_A 008657858170400
tb.dut.u_reg.u_ec_rst_ctl_cdc.u_src_to_dst_req.SrcPulseCheck_M 001132050342175400
tb.dut.u_reg.u_key_intr_ctl_cdc.BusySrcReqChk_A 00113205034265590400
tb.dut.u_reg.u_key_intr_ctl_cdc.DstReqKnown_A 008657858782878200
tb.dut.u_reg.u_key_intr_ctl_cdc.SrcAckBusyChk_A 00113205034290500
tb.dut.u_reg.u_key_intr_ctl_cdc.SrcBusyKnown_A 001132050342113160895000
tb.dut.u_reg.u_key_intr_ctl_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 00113205034290500
tb.dut.u_reg.u_key_intr_ctl_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 00865785890500
tb.dut.u_reg.u_key_intr_ctl_cdc.u_src_to_dst_req.DstPulseCheck_A 00865785886400
tb.dut.u_reg.u_key_intr_ctl_cdc.u_src_to_dst_req.SrcPulseCheck_M 00113205034291100
tb.dut.u_reg.u_key_intr_debounce_ctl_cdc.BusySrcReqChk_A 001132050342144275100
tb.dut.u_reg.u_key_intr_debounce_ctl_cdc.DstReqKnown_A 008657858782878200
tb.dut.u_reg.u_key_intr_debounce_ctl_cdc.SrcAckBusyChk_A 001132050342175800
tb.dut.u_reg.u_key_intr_debounce_ctl_cdc.SrcBusyKnown_A 001132050342113160895000
tb.dut.u_reg.u_key_intr_debounce_ctl_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001132050342175800
tb.dut.u_reg.u_key_intr_debounce_ctl_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 008657858175800
tb.dut.u_reg.u_key_intr_debounce_ctl_cdc.u_src_to_dst_req.DstPulseCheck_A 008657858171700
tb.dut.u_reg.u_key_intr_debounce_ctl_cdc.u_src_to_dst_req.SrcPulseCheck_M 001132050342176400
tb.dut.u_reg.u_key_invert_ctl_cdc.BusySrcReqChk_A 001132050342249051000
tb.dut.u_reg.u_key_invert_ctl_cdc.DstReqKnown_A 008657858782878200
tb.dut.u_reg.u_key_invert_ctl_cdc.SrcAckBusyChk_A 001132050342295900
tb.dut.u_reg.u_key_invert_ctl_cdc.SrcBusyKnown_A 001132050342113160895000
tb.dut.u_reg.u_key_invert_ctl_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001132050342295900
tb.dut.u_reg.u_key_invert_ctl_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 008657858295900
tb.dut.u_reg.u_key_invert_ctl_cdc.u_src_to_dst_req.DstPulseCheck_A 008657858291800
tb.dut.u_reg.u_key_invert_ctl_cdc.u_src_to_dst_req.SrcPulseCheck_M 001132050342296400
tb.dut.u_reg.u_pin_allowed_ctl_cdc.BusySrcReqChk_A 001132050342562325100
tb.dut.u_reg.u_pin_allowed_ctl_cdc.DstReqKnown_A 008657858782878200
tb.dut.u_reg.u_pin_allowed_ctl_cdc.SrcAckBusyChk_A 001132050342600500
tb.dut.u_reg.u_pin_allowed_ctl_cdc.SrcBusyKnown_A 001132050342113160895000
tb.dut.u_reg.u_pin_allowed_ctl_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001132050342600500
tb.dut.u_reg.u_pin_allowed_ctl_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 008657858600500
tb.dut.u_reg.u_pin_allowed_ctl_cdc.u_src_to_dst_req.DstPulseCheck_A 008657858596100
tb.dut.u_reg.u_pin_allowed_ctl_cdc.u_src_to_dst_req.SrcPulseCheck_M 001132050342601800
tb.dut.u_reg.u_pin_out_ctl_cdc.BusySrcReqChk_A 001132050342671000900
tb.dut.u_reg.u_pin_out_ctl_cdc.DstReqKnown_A 008657858782878200
tb.dut.u_reg.u_pin_out_ctl_cdc.SrcAckBusyChk_A 001132050342706600
tb.dut.u_reg.u_pin_out_ctl_cdc.SrcBusyKnown_A 001132050342113160895000
tb.dut.u_reg.u_pin_out_ctl_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001132050342706600
tb.dut.u_reg.u_pin_out_ctl_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 008657858706600
tb.dut.u_reg.u_pin_out_ctl_cdc.u_src_to_dst_req.DstPulseCheck_A 008657858702000
tb.dut.u_reg.u_pin_out_ctl_cdc.u_src_to_dst_req.SrcPulseCheck_M 001132050342707900
tb.dut.u_reg.u_pin_out_value_cdc.BusySrcReqChk_A 001132050342559067600
tb.dut.u_reg.u_pin_out_value_cdc.DstReqKnown_A 008657858782878200
tb.dut.u_reg.u_pin_out_value_cdc.SrcAckBusyChk_A 001132050342593800
tb.dut.u_reg.u_pin_out_value_cdc.SrcBusyKnown_A 001132050342113160895000
tb.dut.u_reg.u_pin_out_value_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001132050342593800
tb.dut.u_reg.u_pin_out_value_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 008657858593900
tb.dut.u_reg.u_pin_out_value_cdc.u_src_to_dst_req.DstPulseCheck_A 008657858589500
tb.dut.u_reg.u_pin_out_value_cdc.u_src_to_dst_req.SrcPulseCheck_M 001132050342595200
tb.dut.u_reg.u_reg_if.AllowedLatency_A 0091491400
tb.dut.u_reg.u_reg_if.MatchedWidthAssert 0091491400
tb.dut.u_reg.u_reg_if.u_err.dataWidthOnly32_A 0091491400
tb.dut.u_reg.u_reg_if.u_rsp_intg_gen.DataWidthCheck_A 0091491400
tb.dut.u_reg.u_reg_if.u_rsp_intg_gen.PayLoadWidthCheck 0091491400
tb.dut.u_reg.u_rsp_intg_gen.DataWidthCheck_A 0091491400
tb.dut.u_reg.u_rsp_intg_gen.PayLoadWidthCheck 0091491400
tb.dut.u_reg.u_ulp_ac_debounce_ctl_cdc.BusySrcReqChk_A 00113205034260335200
tb.dut.u_reg.u_ulp_ac_debounce_ctl_cdc.DstReqKnown_A 008657858782878200
tb.dut.u_reg.u_ulp_ac_debounce_ctl_cdc.SrcAckBusyChk_A 00113205034283900
tb.dut.u_reg.u_ulp_ac_debounce_ctl_cdc.SrcBusyKnown_A 001132050342113160895000
tb.dut.u_reg.u_ulp_ac_debounce_ctl_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 00113205034283900
tb.dut.u_reg.u_ulp_ac_debounce_ctl_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 00865785883900
tb.dut.u_reg.u_ulp_ac_debounce_ctl_cdc.u_src_to_dst_req.DstPulseCheck_A 00865785879700
tb.dut.u_reg.u_ulp_ac_debounce_ctl_cdc.u_src_to_dst_req.SrcPulseCheck_M 00113205034284600
tb.dut.u_reg.u_ulp_ctl_cdc.BusySrcReqChk_A 00113205034266426700
tb.dut.u_reg.u_ulp_ctl_cdc.DstReqKnown_A 008657858782878200
tb.dut.u_reg.u_ulp_ctl_cdc.SrcAckBusyChk_A 00113205034292800
tb.dut.u_reg.u_ulp_ctl_cdc.SrcBusyKnown_A 001132050342113160895000
tb.dut.u_reg.u_ulp_ctl_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 00113205034292800
tb.dut.u_reg.u_ulp_ctl_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 00865785892800
tb.dut.u_reg.u_ulp_ctl_cdc.u_src_to_dst_req.DstPulseCheck_A 00865785888600
tb.dut.u_reg.u_ulp_ctl_cdc.u_src_to_dst_req.SrcPulseCheck_M 00113205034293100
tb.dut.u_reg.u_ulp_lid_debounce_ctl_cdc.BusySrcReqChk_A 00113205034261512800
tb.dut.u_reg.u_ulp_lid_debounce_ctl_cdc.DstReqKnown_A 008657858782878200
tb.dut.u_reg.u_ulp_lid_debounce_ctl_cdc.SrcAckBusyChk_A 00113205034288600
tb.dut.u_reg.u_ulp_lid_debounce_ctl_cdc.SrcBusyKnown_A 001132050342113160895000
tb.dut.u_reg.u_ulp_lid_debounce_ctl_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 00113205034288600
tb.dut.u_reg.u_ulp_lid_debounce_ctl_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 00865785888600
tb.dut.u_reg.u_ulp_lid_debounce_ctl_cdc.u_src_to_dst_req.DstPulseCheck_A 00865785884600
tb.dut.u_reg.u_ulp_lid_debounce_ctl_cdc.u_src_to_dst_req.SrcPulseCheck_M 00113205034289100
tb.dut.u_reg.u_ulp_pwrb_debounce_ctl_cdc.BusySrcReqChk_A 00113205034263927000
tb.dut.u_reg.u_ulp_pwrb_debounce_ctl_cdc.DstReqKnown_A 008657858782878200
tb.dut.u_reg.u_ulp_pwrb_debounce_ctl_cdc.SrcAckBusyChk_A 00113205034288600
tb.dut.u_reg.u_ulp_pwrb_debounce_ctl_cdc.SrcBusyKnown_A 001132050342113160895000
tb.dut.u_reg.u_ulp_pwrb_debounce_ctl_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 00113205034288600
tb.dut.u_reg.u_ulp_pwrb_debounce_ctl_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 00865785888600
tb.dut.u_reg.u_ulp_pwrb_debounce_ctl_cdc.u_src_to_dst_req.DstPulseCheck_A 00865785884400
tb.dut.u_reg.u_ulp_pwrb_debounce_ctl_cdc.u_src_to_dst_req.SrcPulseCheck_M 00113205034289000
tb.dut.u_reg.u_wkup_status_cdc.BusySrcReqChk_A 00113205034299784200
tb.dut.u_reg.u_wkup_status_cdc.DstReqKnown_A 008657858782878200
tb.dut.u_reg.u_wkup_status_cdc.SrcAckBusyChk_A 001132050342114800
tb.dut.u_reg.u_wkup_status_cdc.SrcBusyKnown_A 001132050342113160895000
tb.dut.u_reg.u_wkup_status_cdc.u_arb.gen_wr_req.DstUpdateReqCheck_A 0086578587690914
tb.dut.u_reg.u_wkup_status_cdc.u_arb.gen_wr_req.HwIdSelCheck_A 00865785876900
tb.dut.u_reg.u_wkup_status_cdc.u_arb.gen_wr_req.u_dst_update_sync.SyncReqAckAckNeedsReq 001132050342191700
tb.dut.u_reg.u_wkup_status_cdc.u_arb.gen_wr_req.u_dst_update_sync.SyncReqAckHoldReq 008657858106200
tb.dut.u_reg.u_wkup_status_cdc.u_src_to_dst_req.DstPulseCheck_A 008657858110200
tb.dut.u_reg.u_wkup_status_cdc.u_src_to_dst_req.SrcPulseCheck_M 001132050342115400
tb.dut.u_reg.wePulse 00113205034211529000
tb.dut.u_sysrst_ctrl_autoblock.u_sysrst_ctrl_detect.CntClr_A 00842153129800
tb.dut.u_sysrst_ctrl_autoblock.u_sysrst_ctrl_detect.CntIncr_A 00842153111077600
tb.dut.u_sysrst_ctrl_autoblock.u_sysrst_ctrl_detect.CntNoWrap_A 008421531777753200
tb.dut.u_sysrst_ctrl_autoblock.u_sysrst_ctrl_detect.DetectStDropOut_A 008421531600
tb.dut.u_sysrst_ctrl_autoblock.u_sysrst_ctrl_detect.DetectedOut_A 00842153184400
tb.dut.u_sysrst_ctrl_autoblock.u_sysrst_ctrl_detect.DetectedPulseOut_A 00842153113100
tb.dut.u_sysrst_ctrl_autoblock.u_sysrst_ctrl_detect.DisabledIdleSt_A 008421531765455000
tb.dut.u_sysrst_ctrl_autoblock.u_sysrst_ctrl_detect.DisabledNoDetection_A 008421531765675300
tb.dut.u_sysrst_ctrl_autoblock.u_sysrst_ctrl_detect.EnterDebounceSt_A 00842153116800
tb.dut.u_sysrst_ctrl_autoblock.u_sysrst_ctrl_detect.EnterDetectSt_A 00842153113700
Go next page
0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%