Assertions
dashboard | hierarchy | modlist | groups | tests | asserts
Assertions by Category
ASSERTPROPERTIESSEQUENCES
Total1028010
Category 01028010

Assertions by Severity
ASSERTPROPERTIESSEQUENCES
Total1028010
Severity 01028010

Summary for Assertions
NUMBERPERCENT
Total Number1028100.00
Uncovered50.49
Success102399.51
Failure00.00
Incomplete10.10
Without Attempts00.00

Summary for Cover Sequences
NUMBERPERCENT
Total Number10100.00
Uncovered00.00
All Matches10100.00
First Matches10100.00
Go previous page
ASSERTIONSCATEGORYSEVERITYATTEMPTSREAL SUCCESSESFAILURESINCOMPLETE
tb.dut.tlul_assert_device.gen_assert_final[91].noOutstandingReqsAtEndOfSim_A 0091391300
tb.dut.tlul_assert_device.gen_assert_final[92].noOutstandingReqsAtEndOfSim_A 0091391300
tb.dut.tlul_assert_device.gen_assert_final[93].noOutstandingReqsAtEndOfSim_A 0091391300
tb.dut.tlul_assert_device.gen_assert_final[94].noOutstandingReqsAtEndOfSim_A 0091391300
tb.dut.tlul_assert_device.gen_assert_final[95].noOutstandingReqsAtEndOfSim_A 0091391300
tb.dut.tlul_assert_device.gen_assert_final[96].noOutstandingReqsAtEndOfSim_A 0091391300
tb.dut.tlul_assert_device.gen_assert_final[97].noOutstandingReqsAtEndOfSim_A 0091391300
tb.dut.tlul_assert_device.gen_assert_final[98].noOutstandingReqsAtEndOfSim_A 0091391300
tb.dut.tlul_assert_device.gen_assert_final[99].noOutstandingReqsAtEndOfSim_A 0091391300
tb.dut.tlul_assert_device.gen_assert_final[9].noOutstandingReqsAtEndOfSim_A 0091391300
tb.dut.tlul_assert_device.gen_device.aDataKnown_M 001143257165353590600
tb.dut.tlul_assert_device.gen_device.addrSizeAlignedErr_A 001143256603598800
tb.dut.tlul_assert_device.gen_device.contigMask_M 0011432571651424818800
tb.dut.tlul_assert_device.gen_device.dDataKnown_A 00114325716515258400
tb.dut.tlul_assert_device.gen_device.legalAOpcodeErr_A 001143256603624800
tb.dut.tlul_assert_device.gen_device.legalAParam_M 0011432571651695665500
tb.dut.tlul_assert_device.gen_device.legalDParam_A 00114325716549092600
tb.dut.tlul_assert_device.gen_device.pendingReqPerSrc_M 0011432571651695665500
tb.dut.tlul_assert_device.gen_device.respMustHaveReq_A 00114325716549092600
tb.dut.tlul_assert_device.gen_device.respOpcode_A 00114325716549092600
tb.dut.tlul_assert_device.gen_device.respSzEqReqSz_A 00114325716549092600
tb.dut.tlul_assert_device.gen_device.sizeGTEMaskErr_A 001143256603390300
tb.dut.tlul_assert_device.gen_device.sizeMatchesMaskErr_A 001143256603370900
tb.dut.tlul_assert_device.p_dbw.TlDbw_A 0091391300
tb.dut.u_reg.en2addrHit 00114325660325345700
tb.dut.u_reg.reAfterRv 00114325660325345600
tb.dut.u_reg.rePulse 00114325660313207000
tb.dut.u_reg.u_auto_block_debounce_ctl_cdc.BusySrcReqChk_A 001143256603120581100
tb.dut.u_reg.u_auto_block_debounce_ctl_cdc.DstReqKnown_A 008162122731863500
tb.dut.u_reg.u_auto_block_debounce_ctl_cdc.SrcAckBusyChk_A 001143256603120900
tb.dut.u_reg.u_auto_block_debounce_ctl_cdc.SrcBusyKnown_A 001143256603114279031600
tb.dut.u_reg.u_auto_block_debounce_ctl_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001143256603120900
tb.dut.u_reg.u_auto_block_debounce_ctl_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 008162122120900
tb.dut.u_reg.u_auto_block_debounce_ctl_cdc.u_src_to_dst_req.DstPulseCheck_A 008162122115000
tb.dut.u_reg.u_auto_block_debounce_ctl_cdc.u_src_to_dst_req.SrcPulseCheck_M 001143256603121600
tb.dut.u_reg.u_auto_block_out_ctl_cdc.BusySrcReqChk_A 001143256603103946400
tb.dut.u_reg.u_auto_block_out_ctl_cdc.DstReqKnown_A 008162122731863500
tb.dut.u_reg.u_auto_block_out_ctl_cdc.SrcAckBusyChk_A 001143256603103200
tb.dut.u_reg.u_auto_block_out_ctl_cdc.SrcBusyKnown_A 001143256603114279031600
tb.dut.u_reg.u_auto_block_out_ctl_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001143256603103200
tb.dut.u_reg.u_auto_block_out_ctl_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 008162122103200
tb.dut.u_reg.u_auto_block_out_ctl_cdc.u_src_to_dst_req.DstPulseCheck_A 00816212297400
tb.dut.u_reg.u_auto_block_out_ctl_cdc.u_src_to_dst_req.SrcPulseCheck_M 001143256603104200
tb.dut.u_reg.u_chk.PayLoadWidthCheck 0091391300
tb.dut.u_reg.u_com_det_ctl_0_cdc.BusySrcReqChk_A 001143256603170290800
tb.dut.u_reg.u_com_det_ctl_0_cdc.DstReqKnown_A 008162122731863500
tb.dut.u_reg.u_com_det_ctl_0_cdc.SrcAckBusyChk_A 001143256603176600
tb.dut.u_reg.u_com_det_ctl_0_cdc.SrcBusyKnown_A 001143256603114279031600
tb.dut.u_reg.u_com_det_ctl_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001143256603176600
tb.dut.u_reg.u_com_det_ctl_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 008162122176600
tb.dut.u_reg.u_com_det_ctl_0_cdc.u_src_to_dst_req.DstPulseCheck_A 008162122170800
tb.dut.u_reg.u_com_det_ctl_0_cdc.u_src_to_dst_req.SrcPulseCheck_M 001143256603177300
tb.dut.u_reg.u_com_det_ctl_1_cdc.BusySrcReqChk_A 001143256603165105300
tb.dut.u_reg.u_com_det_ctl_1_cdc.DstReqKnown_A 008162122731863500
tb.dut.u_reg.u_com_det_ctl_1_cdc.SrcAckBusyChk_A 001143256603170200
tb.dut.u_reg.u_com_det_ctl_1_cdc.SrcBusyKnown_A 001143256603114279031600
tb.dut.u_reg.u_com_det_ctl_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001143256603170200
tb.dut.u_reg.u_com_det_ctl_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 008162122170200
tb.dut.u_reg.u_com_det_ctl_1_cdc.u_src_to_dst_req.DstPulseCheck_A 008162122164300
tb.dut.u_reg.u_com_det_ctl_1_cdc.u_src_to_dst_req.SrcPulseCheck_M 001143256603170900
tb.dut.u_reg.u_com_det_ctl_2_cdc.BusySrcReqChk_A 001143256603167587400
tb.dut.u_reg.u_com_det_ctl_2_cdc.DstReqKnown_A 008162122731863500
tb.dut.u_reg.u_com_det_ctl_2_cdc.SrcAckBusyChk_A 001143256603173400
tb.dut.u_reg.u_com_det_ctl_2_cdc.SrcBusyKnown_A 001143256603114279031600
tb.dut.u_reg.u_com_det_ctl_2_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001143256603173400
tb.dut.u_reg.u_com_det_ctl_2_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 008162122173500
tb.dut.u_reg.u_com_det_ctl_2_cdc.u_src_to_dst_req.DstPulseCheck_A 008162122167100
tb.dut.u_reg.u_com_det_ctl_2_cdc.u_src_to_dst_req.SrcPulseCheck_M 001143256603174100
tb.dut.u_reg.u_com_det_ctl_3_cdc.BusySrcReqChk_A 001143256603161468100
tb.dut.u_reg.u_com_det_ctl_3_cdc.DstReqKnown_A 008162122731863500
tb.dut.u_reg.u_com_det_ctl_3_cdc.SrcAckBusyChk_A 001143256603169700
tb.dut.u_reg.u_com_det_ctl_3_cdc.SrcBusyKnown_A 001143256603114279031600
tb.dut.u_reg.u_com_det_ctl_3_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001143256603169700
tb.dut.u_reg.u_com_det_ctl_3_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 008162122169700
tb.dut.u_reg.u_com_det_ctl_3_cdc.u_src_to_dst_req.DstPulseCheck_A 008162122163800
tb.dut.u_reg.u_com_det_ctl_3_cdc.u_src_to_dst_req.SrcPulseCheck_M 001143256603170500
tb.dut.u_reg.u_com_out_ctl_0_cdc.BusySrcReqChk_A 001143256603172274700
tb.dut.u_reg.u_com_out_ctl_0_cdc.DstReqKnown_A 008162122731863500
tb.dut.u_reg.u_com_out_ctl_0_cdc.SrcAckBusyChk_A 001143256603179500
tb.dut.u_reg.u_com_out_ctl_0_cdc.SrcBusyKnown_A 001143256603114279031600
tb.dut.u_reg.u_com_out_ctl_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001143256603179500
tb.dut.u_reg.u_com_out_ctl_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 008162122179500
tb.dut.u_reg.u_com_out_ctl_0_cdc.u_src_to_dst_req.DstPulseCheck_A 008162122173300
tb.dut.u_reg.u_com_out_ctl_0_cdc.u_src_to_dst_req.SrcPulseCheck_M 001143256603180300
tb.dut.u_reg.u_com_out_ctl_1_cdc.BusySrcReqChk_A 001143256603166201700
tb.dut.u_reg.u_com_out_ctl_1_cdc.DstReqKnown_A 008162122731863500
tb.dut.u_reg.u_com_out_ctl_1_cdc.SrcAckBusyChk_A 001143256603172300
tb.dut.u_reg.u_com_out_ctl_1_cdc.SrcBusyKnown_A 001143256603114279031600
tb.dut.u_reg.u_com_out_ctl_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001143256603172300
tb.dut.u_reg.u_com_out_ctl_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 008162122172300
tb.dut.u_reg.u_com_out_ctl_1_cdc.u_src_to_dst_req.DstPulseCheck_A 008162122166100
tb.dut.u_reg.u_com_out_ctl_1_cdc.u_src_to_dst_req.SrcPulseCheck_M 001143256603173000
tb.dut.u_reg.u_com_out_ctl_2_cdc.BusySrcReqChk_A 001143256603163560700
tb.dut.u_reg.u_com_out_ctl_2_cdc.DstReqKnown_A 008162122731863500
tb.dut.u_reg.u_com_out_ctl_2_cdc.SrcAckBusyChk_A 001143256603171300
tb.dut.u_reg.u_com_out_ctl_2_cdc.SrcBusyKnown_A 001143256603114279031600
tb.dut.u_reg.u_com_out_ctl_2_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001143256603171300
tb.dut.u_reg.u_com_out_ctl_2_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 008162122171300
tb.dut.u_reg.u_com_out_ctl_2_cdc.u_src_to_dst_req.DstPulseCheck_A 008162122165700
tb.dut.u_reg.u_com_out_ctl_2_cdc.u_src_to_dst_req.SrcPulseCheck_M 001143256603172000
tb.dut.u_reg.u_com_out_ctl_3_cdc.BusySrcReqChk_A 001143256603160903000
tb.dut.u_reg.u_com_out_ctl_3_cdc.DstReqKnown_A 008162122731863500
tb.dut.u_reg.u_com_out_ctl_3_cdc.SrcAckBusyChk_A 001143256603169400
tb.dut.u_reg.u_com_out_ctl_3_cdc.SrcBusyKnown_A 001143256603114279031600
tb.dut.u_reg.u_com_out_ctl_3_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001143256603169400
tb.dut.u_reg.u_com_out_ctl_3_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 008162122169400
tb.dut.u_reg.u_com_out_ctl_3_cdc.u_src_to_dst_req.DstPulseCheck_A 008162122163400
tb.dut.u_reg.u_com_out_ctl_3_cdc.u_src_to_dst_req.SrcPulseCheck_M 001143256603170300
tb.dut.u_reg.u_com_pre_det_ctl_0_cdc.BusySrcReqChk_A 001143256603113666700
tb.dut.u_reg.u_com_pre_det_ctl_0_cdc.DstReqKnown_A 008162122731863500
tb.dut.u_reg.u_com_pre_det_ctl_0_cdc.SrcAckBusyChk_A 001143256603111800
tb.dut.u_reg.u_com_pre_det_ctl_0_cdc.SrcBusyKnown_A 001143256603114279031600
tb.dut.u_reg.u_com_pre_det_ctl_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001143256603111800
tb.dut.u_reg.u_com_pre_det_ctl_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 008162122111800
tb.dut.u_reg.u_com_pre_det_ctl_0_cdc.u_src_to_dst_req.DstPulseCheck_A 008162122105500
tb.dut.u_reg.u_com_pre_det_ctl_0_cdc.u_src_to_dst_req.SrcPulseCheck_M 001143256603112400
tb.dut.u_reg.u_com_pre_det_ctl_1_cdc.BusySrcReqChk_A 001143256603109759000
tb.dut.u_reg.u_com_pre_det_ctl_1_cdc.DstReqKnown_A 008162122731863500
tb.dut.u_reg.u_com_pre_det_ctl_1_cdc.SrcAckBusyChk_A 001143256603109700
tb.dut.u_reg.u_com_pre_det_ctl_1_cdc.SrcBusyKnown_A 001143256603114279031600
tb.dut.u_reg.u_com_pre_det_ctl_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001143256603109700
tb.dut.u_reg.u_com_pre_det_ctl_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 008162122109700
tb.dut.u_reg.u_com_pre_det_ctl_1_cdc.u_src_to_dst_req.DstPulseCheck_A 008162122103800
tb.dut.u_reg.u_com_pre_det_ctl_1_cdc.u_src_to_dst_req.SrcPulseCheck_M 001143256603110400
tb.dut.u_reg.u_com_pre_det_ctl_2_cdc.BusySrcReqChk_A 001143256603114554400
tb.dut.u_reg.u_com_pre_det_ctl_2_cdc.DstReqKnown_A 008162122731863500
tb.dut.u_reg.u_com_pre_det_ctl_2_cdc.SrcAckBusyChk_A 001143256603113900
tb.dut.u_reg.u_com_pre_det_ctl_2_cdc.SrcBusyKnown_A 001143256603114279031600
tb.dut.u_reg.u_com_pre_det_ctl_2_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001143256603113900
tb.dut.u_reg.u_com_pre_det_ctl_2_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 008162122113900
tb.dut.u_reg.u_com_pre_det_ctl_2_cdc.u_src_to_dst_req.DstPulseCheck_A 008162122107900
tb.dut.u_reg.u_com_pre_det_ctl_2_cdc.u_src_to_dst_req.SrcPulseCheck_M 001143256603114500
tb.dut.u_reg.u_com_pre_det_ctl_3_cdc.BusySrcReqChk_A 001143256603108097000
tb.dut.u_reg.u_com_pre_det_ctl_3_cdc.DstReqKnown_A 008162122731863500
tb.dut.u_reg.u_com_pre_det_ctl_3_cdc.SrcAckBusyChk_A 001143256603109700
tb.dut.u_reg.u_com_pre_det_ctl_3_cdc.SrcBusyKnown_A 001143256603114279031600
tb.dut.u_reg.u_com_pre_det_ctl_3_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001143256603109700
tb.dut.u_reg.u_com_pre_det_ctl_3_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 008162122109700
tb.dut.u_reg.u_com_pre_det_ctl_3_cdc.u_src_to_dst_req.DstPulseCheck_A 008162122103800
tb.dut.u_reg.u_com_pre_det_ctl_3_cdc.u_src_to_dst_req.SrcPulseCheck_M 001143256603110500
tb.dut.u_reg.u_com_pre_sel_ctl_0_cdc.BusySrcReqChk_A 001143256603655516600
tb.dut.u_reg.u_com_pre_sel_ctl_0_cdc.DstReqKnown_A 008162122731863500
tb.dut.u_reg.u_com_pre_sel_ctl_0_cdc.SrcAckBusyChk_A 001143256603682300
tb.dut.u_reg.u_com_pre_sel_ctl_0_cdc.SrcBusyKnown_A 001143256603114279031600
tb.dut.u_reg.u_com_pre_sel_ctl_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001143256603682300
tb.dut.u_reg.u_com_pre_sel_ctl_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 008162122682400
tb.dut.u_reg.u_com_pre_sel_ctl_0_cdc.u_src_to_dst_req.DstPulseCheck_A 008162122675900
tb.dut.u_reg.u_com_pre_sel_ctl_0_cdc.u_src_to_dst_req.SrcPulseCheck_M 001143256603683200
tb.dut.u_reg.u_com_pre_sel_ctl_1_cdc.BusySrcReqChk_A 001143256603644349700
tb.dut.u_reg.u_com_pre_sel_ctl_1_cdc.DstReqKnown_A 008162122731863500
tb.dut.u_reg.u_com_pre_sel_ctl_1_cdc.SrcAckBusyChk_A 001143256603669000
tb.dut.u_reg.u_com_pre_sel_ctl_1_cdc.SrcBusyKnown_A 001143256603114279031600
tb.dut.u_reg.u_com_pre_sel_ctl_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001143256603669000
tb.dut.u_reg.u_com_pre_sel_ctl_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 008162122669000
tb.dut.u_reg.u_com_pre_sel_ctl_1_cdc.u_src_to_dst_req.DstPulseCheck_A 008162122663200
tb.dut.u_reg.u_com_pre_sel_ctl_1_cdc.u_src_to_dst_req.SrcPulseCheck_M 001143256603669600
tb.dut.u_reg.u_com_pre_sel_ctl_2_cdc.BusySrcReqChk_A 001143256603645703900
tb.dut.u_reg.u_com_pre_sel_ctl_2_cdc.DstReqKnown_A 008162122731863500
tb.dut.u_reg.u_com_pre_sel_ctl_2_cdc.SrcAckBusyChk_A 001143256603682000
tb.dut.u_reg.u_com_pre_sel_ctl_2_cdc.SrcBusyKnown_A 001143256603114279031600
tb.dut.u_reg.u_com_pre_sel_ctl_2_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001143256603682000
tb.dut.u_reg.u_com_pre_sel_ctl_2_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 008162122682000
tb.dut.u_reg.u_com_pre_sel_ctl_2_cdc.u_src_to_dst_req.DstPulseCheck_A 008162122675600
tb.dut.u_reg.u_com_pre_sel_ctl_2_cdc.u_src_to_dst_req.SrcPulseCheck_M 001143256603682700
tb.dut.u_reg.u_com_pre_sel_ctl_3_cdc.BusySrcReqChk_A 001143256603619296000
tb.dut.u_reg.u_com_pre_sel_ctl_3_cdc.DstReqKnown_A 008162122731863500
tb.dut.u_reg.u_com_pre_sel_ctl_3_cdc.SrcAckBusyChk_A 001143256603667300
tb.dut.u_reg.u_com_pre_sel_ctl_3_cdc.SrcBusyKnown_A 001143256603114279031600
tb.dut.u_reg.u_com_pre_sel_ctl_3_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001143256603667300
tb.dut.u_reg.u_com_pre_sel_ctl_3_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 008162122667300
tb.dut.u_reg.u_com_pre_sel_ctl_3_cdc.u_src_to_dst_req.DstPulseCheck_A 008162122661100
tb.dut.u_reg.u_com_pre_sel_ctl_3_cdc.u_src_to_dst_req.SrcPulseCheck_M 001143256603668200
tb.dut.u_reg.u_com_sel_ctl_0_cdc.BusySrcReqChk_A 001143256603724470000
tb.dut.u_reg.u_com_sel_ctl_0_cdc.DstReqKnown_A 008162122731863500
tb.dut.u_reg.u_com_sel_ctl_0_cdc.SrcAckBusyChk_A 001143256603751500
tb.dut.u_reg.u_com_sel_ctl_0_cdc.SrcBusyKnown_A 001143256603114279031600
tb.dut.u_reg.u_com_sel_ctl_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001143256603751500
tb.dut.u_reg.u_com_sel_ctl_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 008162122751600
tb.dut.u_reg.u_com_sel_ctl_0_cdc.u_src_to_dst_req.DstPulseCheck_A 008162122745100
tb.dut.u_reg.u_com_sel_ctl_0_cdc.u_src_to_dst_req.SrcPulseCheck_M 001143256603752400
tb.dut.u_reg.u_com_sel_ctl_1_cdc.BusySrcReqChk_A 001143256603699723700
tb.dut.u_reg.u_com_sel_ctl_1_cdc.DstReqKnown_A 008162122731863500
tb.dut.u_reg.u_com_sel_ctl_1_cdc.SrcAckBusyChk_A 001143256603725600
tb.dut.u_reg.u_com_sel_ctl_1_cdc.SrcBusyKnown_A 001143256603114279031600
tb.dut.u_reg.u_com_sel_ctl_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001143256603725600
tb.dut.u_reg.u_com_sel_ctl_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 008162122725600
tb.dut.u_reg.u_com_sel_ctl_1_cdc.u_src_to_dst_req.DstPulseCheck_A 008162122719100
tb.dut.u_reg.u_com_sel_ctl_1_cdc.u_src_to_dst_req.SrcPulseCheck_M 001143256603726300
tb.dut.u_reg.u_com_sel_ctl_2_cdc.BusySrcReqChk_A 001143256603705498200
tb.dut.u_reg.u_com_sel_ctl_2_cdc.DstReqKnown_A 008162122731863500
tb.dut.u_reg.u_com_sel_ctl_2_cdc.SrcAckBusyChk_A 001143256603743000
tb.dut.u_reg.u_com_sel_ctl_2_cdc.SrcBusyKnown_A 001143256603114279031600
tb.dut.u_reg.u_com_sel_ctl_2_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001143256603743000
tb.dut.u_reg.u_com_sel_ctl_2_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 008162122743000
tb.dut.u_reg.u_com_sel_ctl_2_cdc.u_src_to_dst_req.DstPulseCheck_A 008162122737000
tb.dut.u_reg.u_com_sel_ctl_2_cdc.u_src_to_dst_req.SrcPulseCheck_M 001143256603743900
tb.dut.u_reg.u_com_sel_ctl_3_cdc.BusySrcReqChk_A 001143256603682028800
tb.dut.u_reg.u_com_sel_ctl_3_cdc.DstReqKnown_A 008162122731863500
tb.dut.u_reg.u_com_sel_ctl_3_cdc.SrcAckBusyChk_A 001143256603731500
tb.dut.u_reg.u_com_sel_ctl_3_cdc.SrcBusyKnown_A 001143256603114279031600
tb.dut.u_reg.u_com_sel_ctl_3_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001143256603731500
tb.dut.u_reg.u_com_sel_ctl_3_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 008162122731500
tb.dut.u_reg.u_com_sel_ctl_3_cdc.u_src_to_dst_req.DstPulseCheck_A 008162122725200
tb.dut.u_reg.u_com_sel_ctl_3_cdc.u_src_to_dst_req.SrcPulseCheck_M 001143256603732400
tb.dut.u_reg.u_ec_rst_ctl_cdc.BusySrcReqChk_A 001143256603176624800
tb.dut.u_reg.u_ec_rst_ctl_cdc.DstReqKnown_A 008162122731863500
tb.dut.u_reg.u_ec_rst_ctl_cdc.SrcAckBusyChk_A 001143256603186400
tb.dut.u_reg.u_ec_rst_ctl_cdc.SrcBusyKnown_A 001143256603114279031600
tb.dut.u_reg.u_ec_rst_ctl_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001143256603186400
tb.dut.u_reg.u_ec_rst_ctl_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 008162122186500
tb.dut.u_reg.u_ec_rst_ctl_cdc.u_src_to_dst_req.DstPulseCheck_A 008162122180700
tb.dut.u_reg.u_ec_rst_ctl_cdc.u_src_to_dst_req.SrcPulseCheck_M 001143256603187400
tb.dut.u_reg.u_key_intr_ctl_cdc.BusySrcReqChk_A 00114325660389543200
tb.dut.u_reg.u_key_intr_ctl_cdc.DstReqKnown_A 008162122731863500
tb.dut.u_reg.u_key_intr_ctl_cdc.SrcAckBusyChk_A 00114325660388400
tb.dut.u_reg.u_key_intr_ctl_cdc.SrcBusyKnown_A 001143256603114279031600
tb.dut.u_reg.u_key_intr_ctl_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 00114325660388400
tb.dut.u_reg.u_key_intr_ctl_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 00816212288400
tb.dut.u_reg.u_key_intr_ctl_cdc.u_src_to_dst_req.DstPulseCheck_A 00816212282500
tb.dut.u_reg.u_key_intr_ctl_cdc.u_src_to_dst_req.SrcPulseCheck_M 00114325660389400
tb.dut.u_reg.u_key_intr_debounce_ctl_cdc.BusySrcReqChk_A 001143256603177529600
tb.dut.u_reg.u_key_intr_debounce_ctl_cdc.DstReqKnown_A 008162122731863500
tb.dut.u_reg.u_key_intr_debounce_ctl_cdc.SrcAckBusyChk_A 001143256603186100
tb.dut.u_reg.u_key_intr_debounce_ctl_cdc.SrcBusyKnown_A 001143256603114279031600
tb.dut.u_reg.u_key_intr_debounce_ctl_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001143256603186100
tb.dut.u_reg.u_key_intr_debounce_ctl_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 008162122186100
tb.dut.u_reg.u_key_intr_debounce_ctl_cdc.u_src_to_dst_req.DstPulseCheck_A 008162122179900
tb.dut.u_reg.u_key_intr_debounce_ctl_cdc.u_src_to_dst_req.SrcPulseCheck_M 001143256603187100
tb.dut.u_reg.u_key_invert_ctl_cdc.BusySrcReqChk_A 001143256603262402400
tb.dut.u_reg.u_key_invert_ctl_cdc.DstReqKnown_A 008162122731863500
tb.dut.u_reg.u_key_invert_ctl_cdc.SrcAckBusyChk_A 001143256603279100
tb.dut.u_reg.u_key_invert_ctl_cdc.SrcBusyKnown_A 001143256603114279031600
tb.dut.u_reg.u_key_invert_ctl_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001143256603279100
tb.dut.u_reg.u_key_invert_ctl_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 008162122279100
tb.dut.u_reg.u_key_invert_ctl_cdc.u_src_to_dst_req.DstPulseCheck_A 008162122272800
tb.dut.u_reg.u_key_invert_ctl_cdc.u_src_to_dst_req.SrcPulseCheck_M 001143256603279800
tb.dut.u_reg.u_pin_allowed_ctl_cdc.BusySrcReqChk_A 001143256603596081400
tb.dut.u_reg.u_pin_allowed_ctl_cdc.DstReqKnown_A 008162122731863500
tb.dut.u_reg.u_pin_allowed_ctl_cdc.SrcAckBusyChk_A 001143256603673600
tb.dut.u_reg.u_pin_allowed_ctl_cdc.SrcBusyKnown_A 001143256603114279031600
tb.dut.u_reg.u_pin_allowed_ctl_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001143256603673600
tb.dut.u_reg.u_pin_allowed_ctl_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 008162122673600
tb.dut.u_reg.u_pin_allowed_ctl_cdc.u_src_to_dst_req.DstPulseCheck_A 008162122667100
tb.dut.u_reg.u_pin_allowed_ctl_cdc.u_src_to_dst_req.SrcPulseCheck_M 001143256603674600
tb.dut.u_reg.u_pin_out_ctl_cdc.BusySrcReqChk_A 001143256603721104700
tb.dut.u_reg.u_pin_out_ctl_cdc.DstReqKnown_A 008162122731863500
tb.dut.u_reg.u_pin_out_ctl_cdc.SrcAckBusyChk_A 001143256603796500
tb.dut.u_reg.u_pin_out_ctl_cdc.SrcBusyKnown_A 001143256603114279031600
tb.dut.u_reg.u_pin_out_ctl_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001143256603796500
tb.dut.u_reg.u_pin_out_ctl_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 008162122796500
tb.dut.u_reg.u_pin_out_ctl_cdc.u_src_to_dst_req.DstPulseCheck_A 008162122790500
tb.dut.u_reg.u_pin_out_ctl_cdc.u_src_to_dst_req.SrcPulseCheck_M 001143256603798000
tb.dut.u_reg.u_pin_out_value_cdc.BusySrcReqChk_A 001143256603591653900
tb.dut.u_reg.u_pin_out_value_cdc.DstReqKnown_A 008162122731863500
tb.dut.u_reg.u_pin_out_value_cdc.SrcAckBusyChk_A 001143256603664300
tb.dut.u_reg.u_pin_out_value_cdc.SrcBusyKnown_A 001143256603114279031600
tb.dut.u_reg.u_pin_out_value_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001143256603664300
tb.dut.u_reg.u_pin_out_value_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 008162122664300
tb.dut.u_reg.u_pin_out_value_cdc.u_src_to_dst_req.DstPulseCheck_A 008162122658500
tb.dut.u_reg.u_pin_out_value_cdc.u_src_to_dst_req.SrcPulseCheck_M 001143256603665400
tb.dut.u_reg.u_reg_if.AllowedLatency_A 0091391300
tb.dut.u_reg.u_reg_if.MatchedWidthAssert 0091391300
tb.dut.u_reg.u_reg_if.u_err.dataWidthOnly32_A 0091391300
tb.dut.u_reg.u_reg_if.u_rsp_intg_gen.DataWidthCheck_A 0091391300
tb.dut.u_reg.u_reg_if.u_rsp_intg_gen.PayLoadWidthCheck 0091391300
tb.dut.u_reg.u_rsp_intg_gen.DataWidthCheck_A 0091391300
tb.dut.u_reg.u_rsp_intg_gen.PayLoadWidthCheck 0091391300
tb.dut.u_reg.u_ulp_ac_debounce_ctl_cdc.BusySrcReqChk_A 00114325660389417500
tb.dut.u_reg.u_ulp_ac_debounce_ctl_cdc.DstReqKnown_A 008162122731863500
tb.dut.u_reg.u_ulp_ac_debounce_ctl_cdc.SrcAckBusyChk_A 00114325660385000
tb.dut.u_reg.u_ulp_ac_debounce_ctl_cdc.SrcBusyKnown_A 001143256603114279031600
tb.dut.u_reg.u_ulp_ac_debounce_ctl_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 00114325660385000
tb.dut.u_reg.u_ulp_ac_debounce_ctl_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 00816212285000
tb.dut.u_reg.u_ulp_ac_debounce_ctl_cdc.u_src_to_dst_req.DstPulseCheck_A 00816212278900
tb.dut.u_reg.u_ulp_ac_debounce_ctl_cdc.u_src_to_dst_req.SrcPulseCheck_M 00114325660385700
tb.dut.u_reg.u_ulp_ctl_cdc.BusySrcReqChk_A 00114325660389543600
tb.dut.u_reg.u_ulp_ctl_cdc.DstReqKnown_A 008162122731863500
tb.dut.u_reg.u_ulp_ctl_cdc.SrcAckBusyChk_A 00114325660386400
tb.dut.u_reg.u_ulp_ctl_cdc.SrcBusyKnown_A 001143256603114279031600
tb.dut.u_reg.u_ulp_ctl_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 00114325660386400
tb.dut.u_reg.u_ulp_ctl_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 00816212286400
tb.dut.u_reg.u_ulp_ctl_cdc.u_src_to_dst_req.DstPulseCheck_A 00816212280200
tb.dut.u_reg.u_ulp_ctl_cdc.u_src_to_dst_req.SrcPulseCheck_M 00114325660387000
tb.dut.u_reg.u_ulp_lid_debounce_ctl_cdc.BusySrcReqChk_A 00114325660394282200
tb.dut.u_reg.u_ulp_lid_debounce_ctl_cdc.DstReqKnown_A 008162122731863500
tb.dut.u_reg.u_ulp_lid_debounce_ctl_cdc.SrcAckBusyChk_A 00114325660388500
tb.dut.u_reg.u_ulp_lid_debounce_ctl_cdc.SrcBusyKnown_A 001143256603114279031600
tb.dut.u_reg.u_ulp_lid_debounce_ctl_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 00114325660388500
tb.dut.u_reg.u_ulp_lid_debounce_ctl_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 00816212288500
tb.dut.u_reg.u_ulp_lid_debounce_ctl_cdc.u_src_to_dst_req.DstPulseCheck_A 00816212282300
tb.dut.u_reg.u_ulp_lid_debounce_ctl_cdc.u_src_to_dst_req.SrcPulseCheck_M 00114325660389300
tb.dut.u_reg.u_ulp_pwrb_debounce_ctl_cdc.BusySrcReqChk_A 00114325660394381400
tb.dut.u_reg.u_ulp_pwrb_debounce_ctl_cdc.DstReqKnown_A 008162122731863500
tb.dut.u_reg.u_ulp_pwrb_debounce_ctl_cdc.SrcAckBusyChk_A 00114325660389600
tb.dut.u_reg.u_ulp_pwrb_debounce_ctl_cdc.SrcBusyKnown_A 001143256603114279031600
tb.dut.u_reg.u_ulp_pwrb_debounce_ctl_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 00114325660389600
tb.dut.u_reg.u_ulp_pwrb_debounce_ctl_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 00816212289700
tb.dut.u_reg.u_ulp_pwrb_debounce_ctl_cdc.u_src_to_dst_req.DstPulseCheck_A 00816212283600
tb.dut.u_reg.u_ulp_pwrb_debounce_ctl_cdc.u_src_to_dst_req.SrcPulseCheck_M 00114325660390600
tb.dut.u_reg.u_wkup_status_cdc.BusySrcReqChk_A 001143256603115877000
tb.dut.u_reg.u_wkup_status_cdc.DstReqKnown_A 008162122731863500
tb.dut.u_reg.u_wkup_status_cdc.SrcAckBusyChk_A 001143256603117400
tb.dut.u_reg.u_wkup_status_cdc.SrcBusyKnown_A 001143256603114279031600
tb.dut.u_reg.u_wkup_status_cdc.u_arb.gen_wr_req.DstUpdateReqCheck_A 0081621228050913
tb.dut.u_reg.u_wkup_status_cdc.u_arb.gen_wr_req.HwIdSelCheck_A 00816212280500
tb.dut.u_reg.u_wkup_status_cdc.u_arb.gen_wr_req.u_dst_update_sync.SyncReqAckAckNeedsReq 001143256603197900
tb.dut.u_reg.u_wkup_status_cdc.u_arb.gen_wr_req.u_dst_update_sync.SyncReqAckHoldReq 008162122105600
tb.dut.u_reg.u_wkup_status_cdc.u_src_to_dst_req.DstPulseCheck_A 008162122111200
tb.dut.u_reg.u_wkup_status_cdc.u_src_to_dst_req.SrcPulseCheck_M 001143256603118000
tb.dut.u_reg.wePulse 00114325660312138600
tb.dut.u_sysrst_ctrl_autoblock.u_sysrst_ctrl_detect.CntClr_A 00793426524500
tb.dut.u_sysrst_ctrl_autoblock.u_sysrst_ctrl_detect.CntIncr_A 00793426510494900
tb.dut.u_sysrst_ctrl_autoblock.u_sysrst_ctrl_detect.CntNoWrap_A 007934265726931900
tb.dut.u_sysrst_ctrl_autoblock.u_sysrst_ctrl_detect.DetectStDropOut_A 007934265300
tb.dut.u_sysrst_ctrl_autoblock.u_sysrst_ctrl_detect.DetectedOut_A 00793426575000
tb.dut.u_sysrst_ctrl_autoblock.u_sysrst_ctrl_detect.DetectedPulseOut_A 00793426510800
tb.dut.u_sysrst_ctrl_autoblock.u_sysrst_ctrl_detect.DisabledIdleSt_A 007934265715883200
tb.dut.u_sysrst_ctrl_autoblock.u_sysrst_ctrl_detect.DisabledNoDetection_A 007934265716123000
tb.dut.u_sysrst_ctrl_autoblock.u_sysrst_ctrl_detect.EnterDebounceSt_A 00793426513600
tb.dut.u_sysrst_ctrl_autoblock.u_sysrst_ctrl_detect.EnterDetectSt_A 00793426511100
Go next page
0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%