Tests
dashboard | hierarchy | modlist | groups | tests | asserts
Total Coverage Summary 
SCORELINECONDTOGGLEFSMBRANCHASSERTGROUP
97.91 99.37 96.46 100.00 98.08 98.78 99.71 92.97


Total test records in report: 913
tests.html | tests1.html | tests2.html | tests3.html | tests4.html | tests5.html | tests6.html | tests7.html | tests8.html | tests9.html | tests10.html | tests11.html | tests12.html | tests13.html | tests14.html | tests15.html | tests16.html | tests17.html | tests18.html

T198 /workspace/coverage/default/15.sysrst_ctrl_edge_detect.3129119005 Aug 09 05:13:26 PM PDT 24 Aug 09 05:13:36 PM PDT 24 5480879825 ps
T279 /workspace/coverage/default/4.sysrst_ctrl_sec_cm.3898655281 Aug 09 05:12:50 PM PDT 24 Aug 09 05:13:46 PM PDT 24 22011944428 ps
T128 /workspace/coverage/default/22.sysrst_ctrl_ultra_low_pwr.2413742567 Aug 09 05:13:45 PM PDT 24 Aug 09 05:17:30 PM PDT 24 1297522996529 ps
T467 /workspace/coverage/default/27.sysrst_ctrl_in_out_inverted.396514758 Aug 09 05:14:00 PM PDT 24 Aug 09 05:14:02 PM PDT 24 2503914480 ps
T468 /workspace/coverage/default/0.sysrst_ctrl_combo_detect_ec_rst_with_pre_cond.1094564889 Aug 09 05:12:37 PM PDT 24 Aug 09 05:12:39 PM PDT 24 2395849180 ps
T295 /workspace/coverage/default/8.sysrst_ctrl_auto_blk_key_output.2211047630 Aug 09 05:13:02 PM PDT 24 Aug 09 05:13:12 PM PDT 24 3508066653 ps
T469 /workspace/coverage/default/27.sysrst_ctrl_pin_override_test.4035972803 Aug 09 05:14:01 PM PDT 24 Aug 09 05:14:08 PM PDT 24 2508410063 ps
T183 /workspace/coverage/default/10.sysrst_ctrl_stress_all_with_rand_reset.3481047268 Aug 09 05:13:07 PM PDT 24 Aug 09 05:13:49 PM PDT 24 65775256080 ps
T470 /workspace/coverage/default/12.sysrst_ctrl_alert_test.587366500 Aug 09 05:13:16 PM PDT 24 Aug 09 05:13:22 PM PDT 24 2012016798 ps
T471 /workspace/coverage/default/13.sysrst_ctrl_ec_pwr_on_rst.1059348379 Aug 09 05:13:15 PM PDT 24 Aug 09 05:13:27 PM PDT 24 4650908510 ps
T472 /workspace/coverage/default/32.sysrst_ctrl_flash_wr_prot_out.4013008932 Aug 09 05:14:23 PM PDT 24 Aug 09 05:14:30 PM PDT 24 2607422680 ps
T473 /workspace/coverage/default/46.sysrst_ctrl_auto_blk_key_output.3354240573 Aug 09 05:15:08 PM PDT 24 Aug 09 05:15:10 PM PDT 24 3120176241 ps
T93 /workspace/coverage/default/48.sysrst_ctrl_combo_detect_with_pre_cond.3308240901 Aug 09 05:15:12 PM PDT 24 Aug 09 05:15:48 PM PDT 24 27836191210 ps
T474 /workspace/coverage/default/14.sysrst_ctrl_pin_override_test.749458318 Aug 09 05:13:24 PM PDT 24 Aug 09 05:13:31 PM PDT 24 2512389773 ps
T135 /workspace/coverage/default/2.sysrst_ctrl_stress_all_with_rand_reset.2300794110 Aug 09 05:12:41 PM PDT 24 Aug 09 05:14:51 PM PDT 24 57018556932 ps
T223 /workspace/coverage/default/24.sysrst_ctrl_ultra_low_pwr.2354055881 Aug 09 05:13:56 PM PDT 24 Aug 09 05:14:00 PM PDT 24 5702889060 ps
T136 /workspace/coverage/default/6.sysrst_ctrl_stress_all.1351757263 Aug 09 05:12:54 PM PDT 24 Aug 09 05:13:13 PM PDT 24 13045385809 ps
T224 /workspace/coverage/default/39.sysrst_ctrl_ultra_low_pwr.1425498292 Aug 09 05:14:47 PM PDT 24 Aug 09 05:14:56 PM PDT 24 8133847331 ps
T225 /workspace/coverage/default/6.sysrst_ctrl_pin_access_test.1056251154 Aug 09 05:12:55 PM PDT 24 Aug 09 05:13:00 PM PDT 24 2213095654 ps
T226 /workspace/coverage/default/2.sysrst_ctrl_pin_override_test.2264335687 Aug 09 05:12:46 PM PDT 24 Aug 09 05:12:49 PM PDT 24 2523046977 ps
T227 /workspace/coverage/default/74.sysrst_ctrl_combo_detect_with_pre_cond.2459015443 Aug 09 05:15:19 PM PDT 24 Aug 09 05:16:33 PM PDT 24 60198070566 ps
T228 /workspace/coverage/default/39.sysrst_ctrl_pin_override_test.804527157 Aug 09 05:14:46 PM PDT 24 Aug 09 05:14:50 PM PDT 24 2513248141 ps
T229 /workspace/coverage/default/13.sysrst_ctrl_stress_all.3936719102 Aug 09 05:13:14 PM PDT 24 Aug 09 05:13:20 PM PDT 24 7843802648 ps
T230 /workspace/coverage/default/13.sysrst_ctrl_combo_detect.3686878562 Aug 09 05:13:19 PM PDT 24 Aug 09 05:14:24 PM PDT 24 99265033855 ps
T475 /workspace/coverage/default/40.sysrst_ctrl_alert_test.3722258108 Aug 09 05:14:43 PM PDT 24 Aug 09 05:14:45 PM PDT 24 2041906210 ps
T175 /workspace/coverage/default/28.sysrst_ctrl_stress_all_with_rand_reset.987278379 Aug 09 05:14:17 PM PDT 24 Aug 09 05:17:01 PM PDT 24 237747004453 ps
T335 /workspace/coverage/default/8.sysrst_ctrl_combo_detect.1890696564 Aug 09 05:13:01 PM PDT 24 Aug 09 05:19:35 PM PDT 24 144812706520 ps
T274 /workspace/coverage/default/56.sysrst_ctrl_combo_detect_with_pre_cond.1289667888 Aug 09 05:15:18 PM PDT 24 Aug 09 05:15:28 PM PDT 24 40581409218 ps
T280 /workspace/coverage/default/1.sysrst_ctrl_sec_cm.98280389 Aug 09 05:12:42 PM PDT 24 Aug 09 05:14:30 PM PDT 24 42011163483 ps
T148 /workspace/coverage/default/49.sysrst_ctrl_edge_detect.3653151717 Aug 09 05:15:19 PM PDT 24 Aug 09 05:15:22 PM PDT 24 4958717214 ps
T306 /workspace/coverage/default/47.sysrst_ctrl_in_out_inverted.1600712139 Aug 09 05:15:11 PM PDT 24 Aug 09 05:15:14 PM PDT 24 2459988219 ps
T140 /workspace/coverage/default/27.sysrst_ctrl_stress_all_with_rand_reset.2707413857 Aug 09 05:13:58 PM PDT 24 Aug 09 05:14:24 PM PDT 24 51080745393 ps
T154 /workspace/coverage/default/23.sysrst_ctrl_stress_all.238618336 Aug 09 05:13:47 PM PDT 24 Aug 09 05:13:52 PM PDT 24 15098521760 ps
T155 /workspace/coverage/default/18.sysrst_ctrl_pin_override_test.3952078212 Aug 09 05:13:37 PM PDT 24 Aug 09 05:13:42 PM PDT 24 2510536018 ps
T156 /workspace/coverage/default/38.sysrst_ctrl_flash_wr_prot_out.1192106005 Aug 09 05:14:43 PM PDT 24 Aug 09 05:14:51 PM PDT 24 2611264428 ps
T157 /workspace/coverage/default/7.sysrst_ctrl_auto_blk_key_output.744598389 Aug 09 05:13:04 PM PDT 24 Aug 09 05:13:13 PM PDT 24 3868151911 ps
T158 /workspace/coverage/default/41.sysrst_ctrl_in_out_inverted.2434713388 Aug 09 05:14:45 PM PDT 24 Aug 09 05:14:52 PM PDT 24 2475913521 ps
T94 /workspace/coverage/default/88.sysrst_ctrl_combo_detect_with_pre_cond.53697629 Aug 09 05:15:28 PM PDT 24 Aug 09 05:15:46 PM PDT 24 25859242035 ps
T95 /workspace/coverage/default/94.sysrst_ctrl_combo_detect_with_pre_cond.1747118285 Aug 09 05:15:27 PM PDT 24 Aug 09 05:16:34 PM PDT 24 25332756693 ps
T159 /workspace/coverage/default/39.sysrst_ctrl_combo_detect.1051610168 Aug 09 05:14:50 PM PDT 24 Aug 09 05:16:09 PM PDT 24 61192846562 ps
T160 /workspace/coverage/default/3.sysrst_ctrl_smoke.2689384990 Aug 09 05:12:43 PM PDT 24 Aug 09 05:12:49 PM PDT 24 2112758458 ps
T267 /workspace/coverage/default/61.sysrst_ctrl_combo_detect_with_pre_cond.1867853059 Aug 09 05:15:22 PM PDT 24 Aug 09 05:16:47 PM PDT 24 65612044477 ps
T476 /workspace/coverage/default/29.sysrst_ctrl_smoke.132120659 Aug 09 05:14:07 PM PDT 24 Aug 09 05:14:09 PM PDT 24 2125228093 ps
T257 /workspace/coverage/default/34.sysrst_ctrl_combo_detect_with_pre_cond.1950121976 Aug 09 05:14:24 PM PDT 24 Aug 09 05:16:22 PM PDT 24 42891433398 ps
T477 /workspace/coverage/default/40.sysrst_ctrl_ultra_low_pwr.3885881348 Aug 09 05:14:44 PM PDT 24 Aug 09 05:14:48 PM PDT 24 10306056869 ps
T478 /workspace/coverage/default/3.sysrst_ctrl_alert_test.3615286520 Aug 09 05:12:48 PM PDT 24 Aug 09 05:12:50 PM PDT 24 2023093507 ps
T479 /workspace/coverage/default/34.sysrst_ctrl_stress_all.1988131666 Aug 09 05:14:37 PM PDT 24 Aug 09 05:15:09 PM PDT 24 109141342837 ps
T480 /workspace/coverage/default/21.sysrst_ctrl_auto_blk_key_output.3962096730 Aug 09 05:13:47 PM PDT 24 Aug 09 05:13:52 PM PDT 24 3468784865 ps
T481 /workspace/coverage/default/0.sysrst_ctrl_pin_access_test.998422629 Aug 09 05:12:38 PM PDT 24 Aug 09 05:12:42 PM PDT 24 2151191079 ps
T333 /workspace/coverage/default/11.sysrst_ctrl_combo_detect.458629599 Aug 09 05:13:09 PM PDT 24 Aug 09 05:17:15 PM PDT 24 101300200550 ps
T482 /workspace/coverage/default/35.sysrst_ctrl_flash_wr_prot_out.3027972311 Aug 09 05:14:32 PM PDT 24 Aug 09 05:14:36 PM PDT 24 2618293074 ps
T141 /workspace/coverage/default/48.sysrst_ctrl_stress_all_with_rand_reset.2114126490 Aug 09 05:15:12 PM PDT 24 Aug 09 05:16:10 PM PDT 24 32836618659 ps
T483 /workspace/coverage/default/29.sysrst_ctrl_pin_override_test.3472741936 Aug 09 05:14:05 PM PDT 24 Aug 09 05:14:08 PM PDT 24 2528069255 ps
T484 /workspace/coverage/default/10.sysrst_ctrl_auto_blk_key_output.808514478 Aug 09 05:13:10 PM PDT 24 Aug 09 05:15:24 PM PDT 24 204633202310 ps
T485 /workspace/coverage/default/44.sysrst_ctrl_ec_pwr_on_rst.958505401 Aug 09 05:14:54 PM PDT 24 Aug 09 05:14:57 PM PDT 24 4026357769 ps
T74 /workspace/coverage/default/0.sysrst_ctrl_feature_disable.3365835413 Aug 09 05:12:35 PM PDT 24 Aug 09 05:13:55 PM PDT 24 29929702127 ps
T486 /workspace/coverage/default/6.sysrst_ctrl_flash_wr_prot_out.2051701906 Aug 09 05:12:56 PM PDT 24 Aug 09 05:12:57 PM PDT 24 2664556036 ps
T487 /workspace/coverage/default/35.sysrst_ctrl_pin_override_test.3403433383 Aug 09 05:14:35 PM PDT 24 Aug 09 05:14:42 PM PDT 24 2511386132 ps
T231 /workspace/coverage/default/1.sysrst_ctrl_edge_detect.3594178483 Aug 09 05:12:41 PM PDT 24 Aug 09 05:12:46 PM PDT 24 3279339194 ps
T96 /workspace/coverage/default/30.sysrst_ctrl_combo_detect.2711391482 Aug 09 05:14:14 PM PDT 24 Aug 09 05:14:42 PM PDT 24 66623743903 ps
T488 /workspace/coverage/default/11.sysrst_ctrl_alert_test.2711259482 Aug 09 05:13:14 PM PDT 24 Aug 09 05:13:19 PM PDT 24 2013838705 ps
T489 /workspace/coverage/default/48.sysrst_ctrl_flash_wr_prot_out.2130587632 Aug 09 05:15:14 PM PDT 24 Aug 09 05:15:16 PM PDT 24 2623105431 ps
T490 /workspace/coverage/default/4.sysrst_ctrl_combo_detect_ec_rst_with_pre_cond.3652697751 Aug 09 05:12:46 PM PDT 24 Aug 09 05:12:49 PM PDT 24 2518172126 ps
T491 /workspace/coverage/default/18.sysrst_ctrl_in_out_inverted.1309648603 Aug 09 05:13:38 PM PDT 24 Aug 09 05:13:42 PM PDT 24 2461998982 ps
T173 /workspace/coverage/default/21.sysrst_ctrl_stress_all_with_rand_reset.3747423544 Aug 09 05:13:46 PM PDT 24 Aug 09 05:15:12 PM PDT 24 39442636606 ps
T184 /workspace/coverage/default/25.sysrst_ctrl_in_out_inverted.1375981751 Aug 09 05:13:50 PM PDT 24 Aug 09 05:13:56 PM PDT 24 2453541513 ps
T185 /workspace/coverage/default/17.sysrst_ctrl_pin_access_test.1226700508 Aug 09 05:13:35 PM PDT 24 Aug 09 05:13:40 PM PDT 24 2032170904 ps
T186 /workspace/coverage/default/20.sysrst_ctrl_flash_wr_prot_out.671135817 Aug 09 05:13:43 PM PDT 24 Aug 09 05:13:50 PM PDT 24 2610664907 ps
T187 /workspace/coverage/default/71.sysrst_ctrl_combo_detect_with_pre_cond.1127866477 Aug 09 05:15:19 PM PDT 24 Aug 09 05:16:15 PM PDT 24 44210020636 ps
T188 /workspace/coverage/default/42.sysrst_ctrl_combo_detect.946979515 Aug 09 05:14:53 PM PDT 24 Aug 09 05:16:50 PM PDT 24 93568938398 ps
T189 /workspace/coverage/default/16.sysrst_ctrl_ec_pwr_on_rst.2526235666 Aug 09 05:13:35 PM PDT 24 Aug 09 05:13:39 PM PDT 24 3816922939 ps
T171 /workspace/coverage/default/40.sysrst_ctrl_stress_all.3591441982 Aug 09 05:14:46 PM PDT 24 Aug 09 05:15:05 PM PDT 24 15903283284 ps
T190 /workspace/coverage/default/11.sysrst_ctrl_flash_wr_prot_out.2651429276 Aug 09 05:13:10 PM PDT 24 Aug 09 05:13:13 PM PDT 24 2637721229 ps
T191 /workspace/coverage/default/22.sysrst_ctrl_combo_detect.1796707997 Aug 09 05:13:44 PM PDT 24 Aug 09 05:13:58 PM PDT 24 104740917397 ps
T492 /workspace/coverage/default/37.sysrst_ctrl_auto_blk_key_output.1308845203 Aug 09 05:14:33 PM PDT 24 Aug 09 05:14:36 PM PDT 24 3119608044 ps
T493 /workspace/coverage/default/28.sysrst_ctrl_stress_all.4180389211 Aug 09 05:14:07 PM PDT 24 Aug 09 05:14:39 PM PDT 24 15288548569 ps
T494 /workspace/coverage/default/34.sysrst_ctrl_auto_blk_key_output.2850104640 Aug 09 05:14:25 PM PDT 24 Aug 09 05:14:28 PM PDT 24 3247295436 ps
T147 /workspace/coverage/default/7.sysrst_ctrl_edge_detect.755035945 Aug 09 05:13:01 PM PDT 24 Aug 09 05:13:05 PM PDT 24 5172637749 ps
T118 /workspace/coverage/default/7.sysrst_ctrl_stress_all_with_rand_reset.1733843168 Aug 09 05:13:02 PM PDT 24 Aug 09 05:18:22 PM PDT 24 1698192838216 ps
T232 /workspace/coverage/default/20.sysrst_ctrl_edge_detect.2192399997 Aug 09 05:13:40 PM PDT 24 Aug 09 05:13:44 PM PDT 24 2836741805 ps
T495 /workspace/coverage/default/13.sysrst_ctrl_in_out_inverted.3242017711 Aug 09 05:13:15 PM PDT 24 Aug 09 05:13:19 PM PDT 24 2475563079 ps
T496 /workspace/coverage/default/13.sysrst_ctrl_auto_blk_key_output.2903887402 Aug 09 05:13:16 PM PDT 24 Aug 09 05:13:25 PM PDT 24 3124891727 ps
T497 /workspace/coverage/default/48.sysrst_ctrl_pin_override_test.127918460 Aug 09 05:15:11 PM PDT 24 Aug 09 05:15:13 PM PDT 24 2528505159 ps
T498 /workspace/coverage/default/37.sysrst_ctrl_ultra_low_pwr.773696993 Aug 09 05:14:34 PM PDT 24 Aug 09 05:14:35 PM PDT 24 3131021473 ps
T376 /workspace/coverage/default/18.sysrst_ctrl_combo_detect.3155439862 Aug 09 05:13:42 PM PDT 24 Aug 09 05:15:48 PM PDT 24 50719680613 ps
T337 /workspace/coverage/default/9.sysrst_ctrl_combo_detect.2781109321 Aug 09 05:13:02 PM PDT 24 Aug 09 05:18:55 PM PDT 24 139303090288 ps
T296 /workspace/coverage/default/8.sysrst_ctrl_stress_all_with_rand_reset.1754142958 Aug 09 05:13:03 PM PDT 24 Aug 09 05:15:07 PM PDT 24 183513294503 ps
T265 /workspace/coverage/default/47.sysrst_ctrl_stress_all_with_rand_reset.4273800646 Aug 09 05:15:08 PM PDT 24 Aug 09 05:16:11 PM PDT 24 98576424046 ps
T142 /workspace/coverage/default/36.sysrst_ctrl_stress_all_with_rand_reset.2769086408 Aug 09 05:14:33 PM PDT 24 Aug 09 05:16:03 PM PDT 24 822938078448 ps
T97 /workspace/coverage/default/87.sysrst_ctrl_combo_detect_with_pre_cond.3327759408 Aug 09 05:15:29 PM PDT 24 Aug 09 05:16:30 PM PDT 24 44089457241 ps
T499 /workspace/coverage/default/41.sysrst_ctrl_stress_all.734618684 Aug 09 05:14:50 PM PDT 24 Aug 09 05:15:01 PM PDT 24 14819351702 ps
T98 /workspace/coverage/default/63.sysrst_ctrl_combo_detect_with_pre_cond.3296336296 Aug 09 05:15:19 PM PDT 24 Aug 09 05:15:29 PM PDT 24 30018561135 ps
T143 /workspace/coverage/default/16.sysrst_ctrl_edge_detect.270621015 Aug 09 05:13:36 PM PDT 24 Aug 09 05:13:39 PM PDT 24 3241067752 ps
T500 /workspace/coverage/default/16.sysrst_ctrl_pin_override_test.677177162 Aug 09 05:13:36 PM PDT 24 Aug 09 05:13:39 PM PDT 24 2533353171 ps
T501 /workspace/coverage/default/45.sysrst_ctrl_pin_access_test.2688936432 Aug 09 05:15:01 PM PDT 24 Aug 09 05:15:05 PM PDT 24 2179118098 ps
T99 /workspace/coverage/default/31.sysrst_ctrl_combo_detect.3928890148 Aug 09 05:14:22 PM PDT 24 Aug 09 05:16:42 PM PDT 24 112677707795 ps
T502 /workspace/coverage/default/28.sysrst_ctrl_flash_wr_prot_out.3329287138 Aug 09 05:14:08 PM PDT 24 Aug 09 05:14:16 PM PDT 24 2612626791 ps
T503 /workspace/coverage/default/2.sysrst_ctrl_combo_detect_ec_rst.4067226650 Aug 09 05:12:43 PM PDT 24 Aug 09 05:12:45 PM PDT 24 2189998190 ps
T504 /workspace/coverage/default/40.sysrst_ctrl_auto_blk_key_output.3706855618 Aug 09 05:14:44 PM PDT 24 Aug 09 05:14:55 PM PDT 24 3796241522 ps
T247 /workspace/coverage/default/12.sysrst_ctrl_combo_detect_with_pre_cond.2048022275 Aug 09 05:13:19 PM PDT 24 Aug 09 05:13:35 PM PDT 24 50165531539 ps
T144 /workspace/coverage/default/14.sysrst_ctrl_edge_detect.2109696696 Aug 09 05:13:23 PM PDT 24 Aug 09 05:13:25 PM PDT 24 5223390357 ps
T505 /workspace/coverage/default/48.sysrst_ctrl_combo_detect.3005211545 Aug 09 05:15:12 PM PDT 24 Aug 09 05:16:36 PM PDT 24 141019387007 ps
T506 /workspace/coverage/default/13.sysrst_ctrl_flash_wr_prot_out.3149817088 Aug 09 05:13:19 PM PDT 24 Aug 09 05:13:23 PM PDT 24 2620037960 ps
T507 /workspace/coverage/default/29.sysrst_ctrl_auto_blk_key_output.1179972742 Aug 09 05:14:07 PM PDT 24 Aug 09 05:24:39 PM PDT 24 255640764295 ps
T508 /workspace/coverage/default/1.sysrst_ctrl_combo_detect_ec_rst_with_pre_cond.646044623 Aug 09 05:12:34 PM PDT 24 Aug 09 05:12:39 PM PDT 24 2263500143 ps
T271 /workspace/coverage/default/23.sysrst_ctrl_combo_detect.580092183 Aug 09 05:13:47 PM PDT 24 Aug 09 05:15:07 PM PDT 24 125799004663 ps
T509 /workspace/coverage/default/5.sysrst_ctrl_pin_access_test.2039870030 Aug 09 05:12:54 PM PDT 24 Aug 09 05:13:00 PM PDT 24 2098831103 ps
T510 /workspace/coverage/default/28.sysrst_ctrl_ec_pwr_on_rst.526219058 Aug 09 05:14:10 PM PDT 24 Aug 09 05:14:15 PM PDT 24 5532746338 ps
T119 /workspace/coverage/default/47.sysrst_ctrl_ultra_low_pwr.788608436 Aug 09 05:15:12 PM PDT 24 Aug 09 05:15:19 PM PDT 24 7216162661 ps
T511 /workspace/coverage/default/20.sysrst_ctrl_ec_pwr_on_rst.1622708254 Aug 09 05:13:39 PM PDT 24 Aug 09 05:13:41 PM PDT 24 3315687551 ps
T512 /workspace/coverage/default/1.sysrst_ctrl_alert_test.3303105790 Aug 09 05:12:41 PM PDT 24 Aug 09 05:12:47 PM PDT 24 2012563152 ps
T513 /workspace/coverage/default/24.sysrst_ctrl_combo_detect_with_pre_cond.2835595564 Aug 09 05:13:52 PM PDT 24 Aug 09 05:14:22 PM PDT 24 49012329135 ps
T297 /workspace/coverage/default/19.sysrst_ctrl_stress_all_with_rand_reset.378828541 Aug 09 05:13:40 PM PDT 24 Aug 09 05:16:14 PM PDT 24 61161237678 ps
T514 /workspace/coverage/default/25.sysrst_ctrl_stress_all.269233745 Aug 09 05:13:52 PM PDT 24 Aug 09 05:14:23 PM PDT 24 11736529837 ps
T515 /workspace/coverage/default/9.sysrst_ctrl_alert_test.1030591748 Aug 09 05:13:01 PM PDT 24 Aug 09 05:13:02 PM PDT 24 2090056109 ps
T516 /workspace/coverage/default/35.sysrst_ctrl_ultra_low_pwr.2659924501 Aug 09 05:14:32 PM PDT 24 Aug 09 05:14:35 PM PDT 24 6693798694 ps
T517 /workspace/coverage/default/0.sysrst_ctrl_stress_all.2456469814 Aug 09 05:12:34 PM PDT 24 Aug 09 05:13:12 PM PDT 24 17986901834 ps
T518 /workspace/coverage/default/36.sysrst_ctrl_alert_test.2121186169 Aug 09 05:14:36 PM PDT 24 Aug 09 05:14:37 PM PDT 24 2032254952 ps
T519 /workspace/coverage/default/1.sysrst_ctrl_ec_pwr_on_rst.2659803721 Aug 09 05:12:40 PM PDT 24 Aug 09 05:12:44 PM PDT 24 4529289088 ps
T291 /workspace/coverage/default/0.sysrst_ctrl_sec_cm.955213115 Aug 09 05:12:36 PM PDT 24 Aug 09 05:12:44 PM PDT 24 22195738156 ps
T520 /workspace/coverage/default/43.sysrst_ctrl_in_out_inverted.3630545729 Aug 09 05:14:51 PM PDT 24 Aug 09 05:14:54 PM PDT 24 2482494000 ps
T192 /workspace/coverage/default/12.sysrst_ctrl_stress_all.2078095636 Aug 09 05:13:16 PM PDT 24 Aug 09 05:13:29 PM PDT 24 12146338703 ps
T521 /workspace/coverage/default/20.sysrst_ctrl_stress_all.233884975 Aug 09 05:13:44 PM PDT 24 Aug 09 05:13:52 PM PDT 24 6389318021 ps
T522 /workspace/coverage/default/47.sysrst_ctrl_flash_wr_prot_out.62814608 Aug 09 05:15:11 PM PDT 24 Aug 09 05:15:14 PM PDT 24 2638833637 ps
T523 /workspace/coverage/default/19.sysrst_ctrl_auto_blk_key_output.3477233260 Aug 09 05:13:37 PM PDT 24 Aug 09 05:13:39 PM PDT 24 3343231780 ps
T524 /workspace/coverage/default/1.sysrst_ctrl_ultra_low_pwr.1368912820 Aug 09 05:12:42 PM PDT 24 Aug 09 05:12:51 PM PDT 24 8820196100 ps
T525 /workspace/coverage/default/32.sysrst_ctrl_pin_override_test.1045662561 Aug 09 05:14:23 PM PDT 24 Aug 09 05:14:26 PM PDT 24 2530559534 ps
T526 /workspace/coverage/default/42.sysrst_ctrl_pin_access_test.3368040000 Aug 09 05:14:56 PM PDT 24 Aug 09 05:14:58 PM PDT 24 2137977755 ps
T527 /workspace/coverage/default/39.sysrst_ctrl_flash_wr_prot_out.1694808109 Aug 09 05:14:45 PM PDT 24 Aug 09 05:14:53 PM PDT 24 2613617045 ps
T348 /workspace/coverage/default/97.sysrst_ctrl_combo_detect_with_pre_cond.2001578074 Aug 09 05:15:26 PM PDT 24 Aug 09 05:17:41 PM PDT 24 111066489184 ps
T246 /workspace/coverage/default/26.sysrst_ctrl_combo_detect_with_pre_cond.218233789 Aug 09 05:13:59 PM PDT 24 Aug 09 05:14:41 PM PDT 24 33089372397 ps
T528 /workspace/coverage/default/23.sysrst_ctrl_pin_override_test.3209664255 Aug 09 05:13:48 PM PDT 24 Aug 09 05:13:50 PM PDT 24 2536440611 ps
T529 /workspace/coverage/default/7.sysrst_ctrl_ec_pwr_on_rst.2841234466 Aug 09 05:13:02 PM PDT 24 Aug 09 05:13:11 PM PDT 24 3173424676 ps
T530 /workspace/coverage/default/22.sysrst_ctrl_pin_access_test.2468401017 Aug 09 05:13:47 PM PDT 24 Aug 09 05:13:49 PM PDT 24 2041551667 ps
T356 /workspace/coverage/default/51.sysrst_ctrl_combo_detect_with_pre_cond.3686542425 Aug 09 05:15:21 PM PDT 24 Aug 09 05:17:21 PM PDT 24 45193835682 ps
T531 /workspace/coverage/default/23.sysrst_ctrl_alert_test.4181600130 Aug 09 05:13:46 PM PDT 24 Aug 09 05:13:48 PM PDT 24 2028967327 ps
T357 /workspace/coverage/default/93.sysrst_ctrl_combo_detect_with_pre_cond.1011888848 Aug 09 05:15:30 PM PDT 24 Aug 09 05:21:28 PM PDT 24 132975078686 ps
T370 /workspace/coverage/default/17.sysrst_ctrl_combo_detect_with_pre_cond.3917089005 Aug 09 05:13:37 PM PDT 24 Aug 09 05:13:56 PM PDT 24 46446439317 ps
T532 /workspace/coverage/default/24.sysrst_ctrl_stress_all.435387098 Aug 09 05:13:57 PM PDT 24 Aug 09 05:14:07 PM PDT 24 13481636788 ps
T345 /workspace/coverage/default/44.sysrst_ctrl_combo_detect_with_pre_cond.501988411 Aug 09 05:15:04 PM PDT 24 Aug 09 05:15:52 PM PDT 24 73104444814 ps
T362 /workspace/coverage/default/4.sysrst_ctrl_combo_detect_with_pre_cond.1948928509 Aug 09 05:12:48 PM PDT 24 Aug 09 05:14:17 PM PDT 24 71287402297 ps
T369 /workspace/coverage/default/13.sysrst_ctrl_combo_detect_with_pre_cond.318388096 Aug 09 05:13:15 PM PDT 24 Aug 09 05:13:45 PM PDT 24 92785718306 ps
T212 /workspace/coverage/default/22.sysrst_ctrl_edge_detect.226782326 Aug 09 05:13:51 PM PDT 24 Aug 09 05:13:54 PM PDT 24 3999353430 ps
T215 /workspace/coverage/default/64.sysrst_ctrl_combo_detect_with_pre_cond.3643308183 Aug 09 05:15:20 PM PDT 24 Aug 09 05:18:35 PM PDT 24 84146930927 ps
T216 /workspace/coverage/default/3.sysrst_ctrl_combo_detect_with_pre_cond.1780466092 Aug 09 05:12:48 PM PDT 24 Aug 09 05:13:04 PM PDT 24 25360977933 ps
T126 /workspace/coverage/default/15.sysrst_ctrl_ultra_low_pwr.4849962 Aug 09 05:13:24 PM PDT 24 Aug 09 05:13:28 PM PDT 24 12330681245 ps
T217 /workspace/coverage/default/9.sysrst_ctrl_stress_all.1433132949 Aug 09 05:13:01 PM PDT 24 Aug 09 05:13:12 PM PDT 24 8257997820 ps
T218 /workspace/coverage/default/72.sysrst_ctrl_combo_detect_with_pre_cond.115975299 Aug 09 05:15:19 PM PDT 24 Aug 09 05:16:24 PM PDT 24 96506006695 ps
T219 /workspace/coverage/default/24.sysrst_ctrl_ec_pwr_on_rst.2719713506 Aug 09 05:13:53 PM PDT 24 Aug 09 05:13:55 PM PDT 24 4378346531 ps
T220 /workspace/coverage/default/69.sysrst_ctrl_combo_detect_with_pre_cond.3019108615 Aug 09 05:15:20 PM PDT 24 Aug 09 05:18:46 PM PDT 24 77527054907 ps
T221 /workspace/coverage/default/73.sysrst_ctrl_combo_detect_with_pre_cond.2094707204 Aug 09 05:15:22 PM PDT 24 Aug 09 05:15:43 PM PDT 24 67405194985 ps
T222 /workspace/coverage/default/39.sysrst_ctrl_stress_all.2434656460 Aug 09 05:14:46 PM PDT 24 Aug 09 05:15:01 PM PDT 24 11464036896 ps
T533 /workspace/coverage/default/38.sysrst_ctrl_pin_access_test.627965457 Aug 09 05:14:42 PM PDT 24 Aug 09 05:14:48 PM PDT 24 2103847906 ps
T534 /workspace/coverage/default/4.sysrst_ctrl_alert_test.4248169491 Aug 09 05:12:55 PM PDT 24 Aug 09 05:13:01 PM PDT 24 2007457125 ps
T535 /workspace/coverage/default/33.sysrst_ctrl_combo_detect.3804086466 Aug 09 05:14:23 PM PDT 24 Aug 09 05:20:23 PM PDT 24 136877441691 ps
T536 /workspace/coverage/default/29.sysrst_ctrl_combo_detect_with_pre_cond.216344997 Aug 09 05:14:06 PM PDT 24 Aug 09 05:15:09 PM PDT 24 26081191143 ps
T537 /workspace/coverage/default/33.sysrst_ctrl_flash_wr_prot_out.3408271684 Aug 09 05:14:25 PM PDT 24 Aug 09 05:14:33 PM PDT 24 2613015660 ps
T538 /workspace/coverage/default/5.sysrst_ctrl_in_out_inverted.353289124 Aug 09 05:12:56 PM PDT 24 Aug 09 05:12:58 PM PDT 24 2465371293 ps
T367 /workspace/coverage/default/43.sysrst_ctrl_combo_detect_with_pre_cond.3169862385 Aug 09 05:14:56 PM PDT 24 Aug 09 05:21:58 PM PDT 24 164096317933 ps
T539 /workspace/coverage/default/49.sysrst_ctrl_pin_override_test.2725985244 Aug 09 05:15:19 PM PDT 24 Aug 09 05:15:22 PM PDT 24 2534941520 ps
T540 /workspace/coverage/default/45.sysrst_ctrl_pin_override_test.4146389311 Aug 09 05:15:00 PM PDT 24 Aug 09 05:15:04 PM PDT 24 2524434014 ps
T541 /workspace/coverage/default/18.sysrst_ctrl_auto_blk_key_output.4244059643 Aug 09 05:13:38 PM PDT 24 Aug 09 05:13:46 PM PDT 24 3115392560 ps
T542 /workspace/coverage/default/44.sysrst_ctrl_smoke.4058292151 Aug 09 05:14:52 PM PDT 24 Aug 09 05:14:54 PM PDT 24 2133223619 ps
T243 /workspace/coverage/default/6.sysrst_ctrl_edge_detect.2574820197 Aug 09 05:12:59 PM PDT 24 Aug 09 05:13:02 PM PDT 24 3340027406 ps
T543 /workspace/coverage/default/36.sysrst_ctrl_in_out_inverted.2146750814 Aug 09 05:14:33 PM PDT 24 Aug 09 05:14:35 PM PDT 24 2494187270 ps
T272 /workspace/coverage/default/2.sysrst_ctrl_combo_detect.3804738870 Aug 09 05:12:43 PM PDT 24 Aug 09 05:14:09 PM PDT 24 36240590112 ps
T544 /workspace/coverage/default/5.sysrst_ctrl_flash_wr_prot_out.2019710854 Aug 09 05:12:54 PM PDT 24 Aug 09 05:13:01 PM PDT 24 2612826942 ps
T545 /workspace/coverage/default/12.sysrst_ctrl_flash_wr_prot_out.4115547174 Aug 09 05:13:18 PM PDT 24 Aug 09 05:13:20 PM PDT 24 2634981373 ps
T546 /workspace/coverage/default/21.sysrst_ctrl_ec_pwr_on_rst.4058610545 Aug 09 05:13:40 PM PDT 24 Aug 09 05:13:42 PM PDT 24 2680910167 ps
T547 /workspace/coverage/default/46.sysrst_ctrl_in_out_inverted.637553293 Aug 09 05:15:03 PM PDT 24 Aug 09 05:15:06 PM PDT 24 2465405635 ps
T377 /workspace/coverage/default/67.sysrst_ctrl_combo_detect_with_pre_cond.412069071 Aug 09 05:15:21 PM PDT 24 Aug 09 05:17:41 PM PDT 24 109122951582 ps
T548 /workspace/coverage/default/49.sysrst_ctrl_auto_blk_key_output.3516009691 Aug 09 05:15:19 PM PDT 24 Aug 09 05:15:22 PM PDT 24 3544408349 ps
T549 /workspace/coverage/default/49.sysrst_ctrl_alert_test.4143768148 Aug 09 05:15:19 PM PDT 24 Aug 09 05:15:26 PM PDT 24 2010909367 ps
T550 /workspace/coverage/default/42.sysrst_ctrl_flash_wr_prot_out.1095326593 Aug 09 05:14:53 PM PDT 24 Aug 09 05:14:55 PM PDT 24 2623477326 ps
T551 /workspace/coverage/default/28.sysrst_ctrl_alert_test.2887801634 Aug 09 05:14:06 PM PDT 24 Aug 09 05:14:11 PM PDT 24 2017052062 ps
T552 /workspace/coverage/default/41.sysrst_ctrl_alert_test.2643997678 Aug 09 05:14:55 PM PDT 24 Aug 09 05:15:00 PM PDT 24 2007768441 ps
T553 /workspace/coverage/default/68.sysrst_ctrl_combo_detect_with_pre_cond.3648628541 Aug 09 05:15:18 PM PDT 24 Aug 09 05:16:32 PM PDT 24 112386208778 ps
T554 /workspace/coverage/default/33.sysrst_ctrl_alert_test.2371121036 Aug 09 05:14:23 PM PDT 24 Aug 09 05:14:29 PM PDT 24 2012104872 ps
T555 /workspace/coverage/default/9.sysrst_ctrl_combo_detect_with_pre_cond.3624789105 Aug 09 05:13:04 PM PDT 24 Aug 09 05:14:09 PM PDT 24 27080671723 ps
T336 /workspace/coverage/default/44.sysrst_ctrl_combo_detect.1028203659 Aug 09 05:15:00 PM PDT 24 Aug 09 05:15:54 PM PDT 24 120718431054 ps
T556 /workspace/coverage/default/46.sysrst_ctrl_pin_access_test.4145614303 Aug 09 05:15:04 PM PDT 24 Aug 09 05:15:07 PM PDT 24 2093799826 ps
T557 /workspace/coverage/default/11.sysrst_ctrl_auto_blk_key_output.2803984607 Aug 09 05:13:07 PM PDT 24 Aug 09 05:13:12 PM PDT 24 3922407116 ps
T196 /workspace/coverage/default/15.sysrst_ctrl_stress_all.2041813731 Aug 09 05:13:25 PM PDT 24 Aug 09 05:14:12 PM PDT 24 225530535861 ps
T235 /workspace/coverage/default/29.sysrst_ctrl_ec_pwr_on_rst.1004977204 Aug 09 05:14:07 PM PDT 24 Aug 09 05:14:12 PM PDT 24 4324876358 ps
T236 /workspace/coverage/default/14.sysrst_ctrl_alert_test.3720373742 Aug 09 05:13:25 PM PDT 24 Aug 09 05:13:30 PM PDT 24 2010643694 ps
T237 /workspace/coverage/default/7.sysrst_ctrl_combo_detect_with_pre_cond.2576407688 Aug 09 05:13:00 PM PDT 24 Aug 09 05:14:28 PM PDT 24 64317800956 ps
T238 /workspace/coverage/default/22.sysrst_ctrl_in_out_inverted.2899758637 Aug 09 05:13:44 PM PDT 24 Aug 09 05:13:51 PM PDT 24 2470203095 ps
T239 /workspace/coverage/default/33.sysrst_ctrl_pin_override_test.4181301219 Aug 09 05:14:23 PM PDT 24 Aug 09 05:14:27 PM PDT 24 2523212369 ps
T240 /workspace/coverage/default/24.sysrst_ctrl_pin_access_test.132649540 Aug 09 05:13:53 PM PDT 24 Aug 09 05:13:56 PM PDT 24 2041426434 ps
T172 /workspace/coverage/default/45.sysrst_ctrl_stress_all.4135028202 Aug 09 05:15:01 PM PDT 24 Aug 09 05:15:08 PM PDT 24 11244415604 ps
T241 /workspace/coverage/default/32.sysrst_ctrl_stress_all_with_rand_reset.3889132466 Aug 09 05:14:22 PM PDT 24 Aug 09 05:15:51 PM PDT 24 151577157044 ps
T242 /workspace/coverage/default/10.sysrst_ctrl_ultra_low_pwr.3529962129 Aug 09 05:13:08 PM PDT 24 Aug 09 05:13:14 PM PDT 24 3175895060 ps
T558 /workspace/coverage/default/10.sysrst_ctrl_flash_wr_prot_out.4174801194 Aug 09 05:13:07 PM PDT 24 Aug 09 05:13:08 PM PDT 24 2688500475 ps
T559 /workspace/coverage/default/34.sysrst_ctrl_ultra_low_pwr.2571790871 Aug 09 05:14:25 PM PDT 24 Aug 09 05:14:27 PM PDT 24 2845618583 ps
T560 /workspace/coverage/default/35.sysrst_ctrl_ec_pwr_on_rst.4206475111 Aug 09 05:14:37 PM PDT 24 Aug 09 05:14:41 PM PDT 24 3182455451 ps
T368 /workspace/coverage/default/80.sysrst_ctrl_combo_detect_with_pre_cond.1917960018 Aug 09 05:15:29 PM PDT 24 Aug 09 05:17:06 PM PDT 24 50981789791 ps
T561 /workspace/coverage/default/15.sysrst_ctrl_in_out_inverted.817718492 Aug 09 05:13:25 PM PDT 24 Aug 09 05:13:33 PM PDT 24 2476598408 ps
T562 /workspace/coverage/default/16.sysrst_ctrl_flash_wr_prot_out.3073495321 Aug 09 05:13:38 PM PDT 24 Aug 09 05:13:41 PM PDT 24 2629107236 ps
T174 /workspace/coverage/default/35.sysrst_ctrl_edge_detect.4180877603 Aug 09 05:14:32 PM PDT 24 Aug 09 05:14:44 PM PDT 24 4073381905 ps
T563 /workspace/coverage/default/34.sysrst_ctrl_stress_all_with_rand_reset.2882912549 Aug 09 05:14:23 PM PDT 24 Aug 09 05:15:06 PM PDT 24 16113648408 ps
T199 /workspace/coverage/default/38.sysrst_ctrl_edge_detect.2519489270 Aug 09 05:14:51 PM PDT 24 Aug 09 05:25:26 PM PDT 24 400138663584 ps
T564 /workspace/coverage/default/42.sysrst_ctrl_auto_blk_key_output.3195253122 Aug 09 05:14:52 PM PDT 24 Aug 09 05:15:02 PM PDT 24 3485273654 ps
T565 /workspace/coverage/default/20.sysrst_ctrl_auto_blk_key_output.2237009028 Aug 09 05:13:41 PM PDT 24 Aug 09 05:13:45 PM PDT 24 3151247874 ps
T566 /workspace/coverage/default/38.sysrst_ctrl_in_out_inverted.1174624122 Aug 09 05:14:42 PM PDT 24 Aug 09 05:14:44 PM PDT 24 2486153515 ps
T384 /workspace/coverage/default/45.sysrst_ctrl_combo_detect_with_pre_cond.316715094 Aug 09 05:15:02 PM PDT 24 Aug 09 05:15:35 PM PDT 24 26333751158 ps
T567 /workspace/coverage/default/15.sysrst_ctrl_pin_override_test.2361387092 Aug 09 05:13:24 PM PDT 24 Aug 09 05:13:31 PM PDT 24 2509689244 ps
T568 /workspace/coverage/default/37.sysrst_ctrl_pin_access_test.3148075898 Aug 09 05:14:34 PM PDT 24 Aug 09 05:14:40 PM PDT 24 2075871367 ps
T120 /workspace/coverage/default/4.sysrst_ctrl_ultra_low_pwr.3321753951 Aug 09 05:12:49 PM PDT 24 Aug 09 05:12:56 PM PDT 24 3972678178 ps
T569 /workspace/coverage/default/22.sysrst_ctrl_auto_blk_key_output.3864390696 Aug 09 05:13:50 PM PDT 24 Aug 09 05:24:59 PM PDT 24 268806777468 ps
T570 /workspace/coverage/default/8.sysrst_ctrl_flash_wr_prot_out.3004305868 Aug 09 05:13:02 PM PDT 24 Aug 09 05:13:09 PM PDT 24 2609603873 ps
T201 /workspace/coverage/default/6.sysrst_ctrl_stress_all_with_rand_reset.2440006572 Aug 09 05:12:54 PM PDT 24 Aug 09 05:13:06 PM PDT 24 37653407782 ps
T80 /workspace/coverage/default/77.sysrst_ctrl_combo_detect_with_pre_cond.3844734590 Aug 09 05:15:18 PM PDT 24 Aug 09 05:18:09 PM PDT 24 68786795386 ps
T571 /workspace/coverage/default/10.sysrst_ctrl_stress_all.4255023896 Aug 09 05:13:07 PM PDT 24 Aug 09 05:14:05 PM PDT 24 123300477789 ps
T572 /workspace/coverage/default/8.sysrst_ctrl_pin_access_test.700400655 Aug 09 05:13:01 PM PDT 24 Aug 09 05:13:03 PM PDT 24 2217812560 ps
T573 /workspace/coverage/default/36.sysrst_ctrl_pin_override_test.2974198733 Aug 09 05:14:32 PM PDT 24 Aug 09 05:14:40 PM PDT 24 2510259124 ps
T386 /workspace/coverage/default/37.sysrst_ctrl_stress_all_with_rand_reset.2539206878 Aug 09 05:14:33 PM PDT 24 Aug 09 05:15:38 PM PDT 24 25087864952 ps
T574 /workspace/coverage/default/33.sysrst_ctrl_smoke.783045586 Aug 09 05:14:22 PM PDT 24 Aug 09 05:14:28 PM PDT 24 2113064535 ps
T292 /workspace/coverage/default/2.sysrst_ctrl_sec_cm.1902524709 Aug 09 05:12:41 PM PDT 24 Aug 09 05:12:56 PM PDT 24 22051409858 ps
T575 /workspace/coverage/default/12.sysrst_ctrl_pin_override_test.2008509477 Aug 09 05:13:14 PM PDT 24 Aug 09 05:13:19 PM PDT 24 2520531132 ps
T153 /workspace/coverage/default/47.sysrst_ctrl_edge_detect.4168049129 Aug 09 05:15:11 PM PDT 24 Aug 09 05:15:16 PM PDT 24 4299628296 ps
T576 /workspace/coverage/default/31.sysrst_ctrl_stress_all.1135044539 Aug 09 05:14:26 PM PDT 24 Aug 09 05:14:36 PM PDT 24 7609155954 ps
T375 /workspace/coverage/default/41.sysrst_ctrl_combo_detect.2924160461 Aug 09 05:14:52 PM PDT 24 Aug 09 05:16:38 PM PDT 24 160748269183 ps
T577 /workspace/coverage/default/4.sysrst_ctrl_ec_pwr_on_rst.1249087355 Aug 09 05:12:49 PM PDT 24 Aug 09 05:12:52 PM PDT 24 3370986253 ps
T578 /workspace/coverage/default/34.sysrst_ctrl_alert_test.649646564 Aug 09 05:14:33 PM PDT 24 Aug 09 05:14:39 PM PDT 24 2012141743 ps
T579 /workspace/coverage/default/48.sysrst_ctrl_in_out_inverted.4223020582 Aug 09 05:15:10 PM PDT 24 Aug 09 05:15:17 PM PDT 24 2452635658 ps
T580 /workspace/coverage/default/21.sysrst_ctrl_alert_test.2527317960 Aug 09 05:13:46 PM PDT 24 Aug 09 05:13:51 PM PDT 24 2012060588 ps
T581 /workspace/coverage/default/32.sysrst_ctrl_combo_detect.3803869060 Aug 09 05:14:23 PM PDT 24 Aug 09 05:16:02 PM PDT 24 159341062446 ps
T582 /workspace/coverage/default/21.sysrst_ctrl_stress_all.1112193673 Aug 09 05:13:46 PM PDT 24 Aug 09 05:13:54 PM PDT 24 15299150613 ps
T583 /workspace/coverage/default/19.sysrst_ctrl_flash_wr_prot_out.2390188392 Aug 09 05:13:41 PM PDT 24 Aug 09 05:13:48 PM PDT 24 2612559592 ps
T584 /workspace/coverage/default/22.sysrst_ctrl_pin_override_test.2834706972 Aug 09 05:13:47 PM PDT 24 Aug 09 05:13:49 PM PDT 24 2529579343 ps
T585 /workspace/coverage/default/0.sysrst_ctrl_in_out_inverted.3041944383 Aug 09 05:12:37 PM PDT 24 Aug 09 05:12:39 PM PDT 24 2472966738 ps
T586 /workspace/coverage/default/48.sysrst_ctrl_auto_blk_key_output.636117529 Aug 09 05:15:09 PM PDT 24 Aug 09 05:21:11 PM PDT 24 145690773759 ps
T587 /workspace/coverage/default/38.sysrst_ctrl_smoke.1495560375 Aug 09 05:14:37 PM PDT 24 Aug 09 05:14:38 PM PDT 24 2167207672 ps
T588 /workspace/coverage/default/41.sysrst_ctrl_combo_detect_with_pre_cond.791626134 Aug 09 05:14:53 PM PDT 24 Aug 09 05:15:45 PM PDT 24 78558154141 ps
T589 /workspace/coverage/default/3.sysrst_ctrl_combo_detect_ec_rst.252900608 Aug 09 05:12:44 PM PDT 24 Aug 09 05:12:48 PM PDT 24 2237871138 ps
T590 /workspace/coverage/default/0.sysrst_ctrl_combo_detect_ec_rst.224008911 Aug 09 05:12:35 PM PDT 24 Aug 09 05:12:42 PM PDT 24 2434675762 ps
T591 /workspace/coverage/default/84.sysrst_ctrl_combo_detect_with_pre_cond.255525347 Aug 09 05:15:24 PM PDT 24 Aug 09 05:16:17 PM PDT 24 78937127516 ps
T592 /workspace/coverage/default/23.sysrst_ctrl_ultra_low_pwr.1558767633 Aug 09 05:13:47 PM PDT 24 Aug 09 05:13:49 PM PDT 24 5140482953 ps
T593 /workspace/coverage/default/0.sysrst_ctrl_auto_blk_key_output.1540579282 Aug 09 05:12:33 PM PDT 24 Aug 09 05:12:35 PM PDT 24 3529532274 ps
T594 /workspace/coverage/default/82.sysrst_ctrl_combo_detect_with_pre_cond.1892506949 Aug 09 05:15:29 PM PDT 24 Aug 09 05:15:54 PM PDT 24 68288089581 ps
T595 /workspace/coverage/default/17.sysrst_ctrl_flash_wr_prot_out.392473575 Aug 09 05:13:36 PM PDT 24 Aug 09 05:13:39 PM PDT 24 2628427522 ps
T596 /workspace/coverage/default/18.sysrst_ctrl_ec_pwr_on_rst.71424189 Aug 09 05:13:37 PM PDT 24 Aug 09 05:13:40 PM PDT 24 3992342305 ps
T597 /workspace/coverage/default/19.sysrst_ctrl_ec_pwr_on_rst.790635237 Aug 09 05:13:42 PM PDT 24 Aug 09 05:13:51 PM PDT 24 3059549885 ps
T598 /workspace/coverage/default/22.sysrst_ctrl_ec_pwr_on_rst.3907451089 Aug 09 05:13:50 PM PDT 24 Aug 09 05:13:57 PM PDT 24 4473313541 ps
T382 /workspace/coverage/default/1.sysrst_ctrl_combo_detect.304534459 Aug 09 05:12:42 PM PDT 24 Aug 09 05:19:05 PM PDT 24 163821064199 ps
T372 /workspace/coverage/default/0.sysrst_ctrl_combo_detect_with_pre_cond.1278415277 Aug 09 05:12:39 PM PDT 24 Aug 09 05:15:10 PM PDT 24 60196121961 ps
T599 /workspace/coverage/default/25.sysrst_ctrl_alert_test.2329982836 Aug 09 05:13:56 PM PDT 24 Aug 09 05:13:58 PM PDT 24 2025307494 ps
T121 /workspace/coverage/default/20.sysrst_ctrl_ultra_low_pwr.2843022077 Aug 09 05:13:42 PM PDT 24 Aug 09 05:13:46 PM PDT 24 4095189505 ps
T339 /workspace/coverage/default/37.sysrst_ctrl_combo_detect_with_pre_cond.507312265 Aug 09 05:14:36 PM PDT 24 Aug 09 05:18:10 PM PDT 24 82850131755 ps
T600 /workspace/coverage/default/19.sysrst_ctrl_alert_test.4147362603 Aug 09 05:13:43 PM PDT 24 Aug 09 05:13:45 PM PDT 24 2038782275 ps
0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%