Tests
dashboard | hierarchy | modlist | groups | tests | asserts
Total Coverage Summary 
SCORELINECONDTOGGLEFSMBRANCHASSERTGROUP
97.91 99.37 96.46 100.00 98.08 98.78 99.71 92.97


Total test records in report: 913
tests.html | tests1.html | tests2.html | tests3.html | tests4.html | tests5.html | tests6.html | tests7.html | tests8.html | tests9.html | tests10.html | tests11.html | tests12.html | tests13.html | tests14.html | tests15.html | tests16.html | tests17.html | tests18.html

T127 /workspace/coverage/default/12.sysrst_ctrl_ultra_low_pwr.2149574612 Aug 09 05:13:16 PM PDT 24 Aug 09 05:13:25 PM PDT 24 7277042813 ps
T601 /workspace/coverage/default/3.sysrst_ctrl_stress_all.860550402 Aug 09 05:12:48 PM PDT 24 Aug 09 05:12:59 PM PDT 24 7284442825 ps
T602 /workspace/coverage/default/16.sysrst_ctrl_smoke.1550840001 Aug 09 05:13:25 PM PDT 24 Aug 09 05:13:26 PM PDT 24 2141828592 ps
T603 /workspace/coverage/default/21.sysrst_ctrl_pin_access_test.2836550984 Aug 09 05:13:40 PM PDT 24 Aug 09 05:13:44 PM PDT 24 2185984656 ps
T604 /workspace/coverage/default/1.sysrst_ctrl_in_out_inverted.2750871671 Aug 09 05:12:37 PM PDT 24 Aug 09 05:12:39 PM PDT 24 2473980296 ps
T358 /workspace/coverage/default/42.sysrst_ctrl_combo_detect_with_pre_cond.2346515322 Aug 09 05:14:52 PM PDT 24 Aug 09 05:15:20 PM PDT 24 80594042709 ps
T605 /workspace/coverage/default/26.sysrst_ctrl_auto_blk_key_output.2158093155 Aug 09 05:13:54 PM PDT 24 Aug 09 05:13:55 PM PDT 24 3204936707 ps
T606 /workspace/coverage/default/41.sysrst_ctrl_pin_override_test.3515191889 Aug 09 05:14:46 PM PDT 24 Aug 09 05:14:48 PM PDT 24 2521998783 ps
T347 /workspace/coverage/default/96.sysrst_ctrl_combo_detect_with_pre_cond.2971788476 Aug 09 05:15:31 PM PDT 24 Aug 09 05:19:16 PM PDT 24 90493907501 ps
T607 /workspace/coverage/default/66.sysrst_ctrl_combo_detect_with_pre_cond.1721402100 Aug 09 05:15:20 PM PDT 24 Aug 09 05:20:37 PM PDT 24 116170730995 ps
T608 /workspace/coverage/default/9.sysrst_ctrl_pin_access_test.230570264 Aug 09 05:13:02 PM PDT 24 Aug 09 05:13:08 PM PDT 24 2222788560 ps
T202 /workspace/coverage/default/37.sysrst_ctrl_edge_detect.2331938058 Aug 09 05:14:36 PM PDT 24 Aug 09 05:14:43 PM PDT 24 3260867553 ps
T609 /workspace/coverage/default/17.sysrst_ctrl_smoke.3867919741 Aug 09 05:13:36 PM PDT 24 Aug 09 05:13:41 PM PDT 24 2112919199 ps
T610 /workspace/coverage/default/20.sysrst_ctrl_pin_override_test.4056266613 Aug 09 05:13:40 PM PDT 24 Aug 09 05:13:44 PM PDT 24 2514663208 ps
T611 /workspace/coverage/default/24.sysrst_ctrl_stress_all_with_rand_reset.1117168407 Aug 09 05:13:51 PM PDT 24 Aug 09 05:14:23 PM PDT 24 13111957209 ps
T612 /workspace/coverage/default/22.sysrst_ctrl_alert_test.2698700341 Aug 09 05:13:50 PM PDT 24 Aug 09 05:13:55 PM PDT 24 2013783301 ps
T613 /workspace/coverage/default/21.sysrst_ctrl_in_out_inverted.2256190328 Aug 09 05:13:44 PM PDT 24 Aug 09 05:13:45 PM PDT 24 2467343775 ps
T614 /workspace/coverage/default/2.sysrst_ctrl_stress_all.3012798347 Aug 09 05:12:42 PM PDT 24 Aug 09 05:12:50 PM PDT 24 11537737052 ps
T615 /workspace/coverage/default/42.sysrst_ctrl_smoke.534119546 Aug 09 05:14:50 PM PDT 24 Aug 09 05:14:56 PM PDT 24 2112645072 ps
T616 /workspace/coverage/default/49.sysrst_ctrl_combo_detect_with_pre_cond.2142684179 Aug 09 05:15:20 PM PDT 24 Aug 09 05:16:34 PM PDT 24 28081264756 ps
T193 /workspace/coverage/default/31.sysrst_ctrl_edge_detect.491862357 Aug 09 05:14:21 PM PDT 24 Aug 09 05:14:29 PM PDT 24 4268863161 ps
T617 /workspace/coverage/default/49.sysrst_ctrl_combo_detect.2537628741 Aug 09 05:15:20 PM PDT 24 Aug 09 05:22:04 PM PDT 24 180393847675 ps
T298 /workspace/coverage/default/13.sysrst_ctrl_stress_all_with_rand_reset.938000623 Aug 09 05:13:19 PM PDT 24 Aug 09 05:14:15 PM PDT 24 23044201907 ps
T618 /workspace/coverage/default/14.sysrst_ctrl_flash_wr_prot_out.2207738052 Aug 09 05:13:24 PM PDT 24 Aug 09 05:13:32 PM PDT 24 2613147078 ps
T619 /workspace/coverage/default/41.sysrst_ctrl_pin_access_test.4145874821 Aug 09 05:14:47 PM PDT 24 Aug 09 05:14:49 PM PDT 24 2267350071 ps
T203 /workspace/coverage/default/29.sysrst_ctrl_edge_detect.3356663819 Aug 09 05:14:07 PM PDT 24 Aug 09 05:14:09 PM PDT 24 3857291940 ps
T122 /workspace/coverage/default/35.sysrst_ctrl_stress_all_with_rand_reset.1623031678 Aug 09 05:14:36 PM PDT 24 Aug 09 05:14:48 PM PDT 24 63266139690 ps
T75 /workspace/coverage/default/1.sysrst_ctrl_feature_disable.1919884135 Aug 09 05:12:40 PM PDT 24 Aug 09 05:14:02 PM PDT 24 33566491541 ps
T340 /workspace/coverage/default/5.sysrst_ctrl_stress_all.1191030451 Aug 09 05:12:55 PM PDT 24 Aug 09 05:17:24 PM PDT 24 194519204676 ps
T620 /workspace/coverage/default/31.sysrst_ctrl_flash_wr_prot_out.3284858700 Aug 09 05:14:16 PM PDT 24 Aug 09 05:14:18 PM PDT 24 2623340152 ps
T621 /workspace/coverage/default/25.sysrst_ctrl_auto_blk_key_output.4255600552 Aug 09 05:13:51 PM PDT 24 Aug 09 05:13:59 PM PDT 24 3031130240 ps
T204 /workspace/coverage/default/39.sysrst_ctrl_edge_detect.891140288 Aug 09 05:14:46 PM PDT 24 Aug 09 05:14:48 PM PDT 24 2738325699 ps
T622 /workspace/coverage/default/37.sysrst_ctrl_smoke.1383017405 Aug 09 05:14:36 PM PDT 24 Aug 09 05:14:38 PM PDT 24 2130948642 ps
T623 /workspace/coverage/default/22.sysrst_ctrl_flash_wr_prot_out.3450838006 Aug 09 05:13:45 PM PDT 24 Aug 09 05:13:48 PM PDT 24 2625409715 ps
T624 /workspace/coverage/default/32.sysrst_ctrl_pin_access_test.341434189 Aug 09 05:14:25 PM PDT 24 Aug 09 05:14:28 PM PDT 24 2251809107 ps
T625 /workspace/coverage/default/31.sysrst_ctrl_ultra_low_pwr.1666464339 Aug 09 05:14:21 PM PDT 24 Aug 09 05:14:39 PM PDT 24 257127670243 ps
T626 /workspace/coverage/default/46.sysrst_ctrl_ec_pwr_on_rst.516500410 Aug 09 05:15:10 PM PDT 24 Aug 09 05:15:17 PM PDT 24 4625110436 ps
T627 /workspace/coverage/default/1.sysrst_ctrl_combo_detect_with_pre_cond.267709996 Aug 09 05:12:40 PM PDT 24 Aug 09 05:14:02 PM PDT 24 68366087176 ps
T628 /workspace/coverage/default/29.sysrst_ctrl_alert_test.2323991248 Aug 09 05:14:06 PM PDT 24 Aug 09 05:14:12 PM PDT 24 2013878661 ps
T629 /workspace/coverage/default/15.sysrst_ctrl_ec_pwr_on_rst.353293509 Aug 09 05:13:25 PM PDT 24 Aug 09 05:13:29 PM PDT 24 4745552196 ps
T630 /workspace/coverage/default/18.sysrst_ctrl_stress_all.3531047574 Aug 09 05:13:39 PM PDT 24 Aug 09 05:13:57 PM PDT 24 6625429855 ps
T631 /workspace/coverage/default/30.sysrst_ctrl_combo_detect_with_pre_cond.1235526920 Aug 09 05:14:16 PM PDT 24 Aug 09 05:16:01 PM PDT 24 64081046415 ps
T632 /workspace/coverage/default/12.sysrst_ctrl_edge_detect.3660765968 Aug 09 05:13:16 PM PDT 24 Aug 09 05:13:19 PM PDT 24 49516992256 ps
T633 /workspace/coverage/default/49.sysrst_ctrl_pin_access_test.1710189621 Aug 09 05:15:18 PM PDT 24 Aug 09 05:15:20 PM PDT 24 2088702434 ps
T129 /workspace/coverage/default/28.sysrst_ctrl_ultra_low_pwr.1555135575 Aug 09 05:14:07 PM PDT 24 Aug 09 05:14:38 PM PDT 24 1846993402290 ps
T634 /workspace/coverage/default/44.sysrst_ctrl_alert_test.1424055391 Aug 09 05:15:01 PM PDT 24 Aug 09 05:15:03 PM PDT 24 2039460593 ps
T635 /workspace/coverage/default/2.sysrst_ctrl_pin_access_test.3594288257 Aug 09 05:12:41 PM PDT 24 Aug 09 05:12:44 PM PDT 24 2213768208 ps
T636 /workspace/coverage/default/35.sysrst_ctrl_alert_test.2596233525 Aug 09 05:14:32 PM PDT 24 Aug 09 05:14:35 PM PDT 24 2019668572 ps
T637 /workspace/coverage/default/28.sysrst_ctrl_in_out_inverted.3262812283 Aug 09 05:14:01 PM PDT 24 Aug 09 05:14:05 PM PDT 24 2457591168 ps
T638 /workspace/coverage/default/24.sysrst_ctrl_auto_blk_key_output.1105613619 Aug 09 05:13:52 PM PDT 24 Aug 09 05:13:55 PM PDT 24 3181391268 ps
T100 /workspace/coverage/default/41.sysrst_ctrl_stress_all_with_rand_reset.104600130 Aug 09 05:14:52 PM PDT 24 Aug 09 05:16:47 PM PDT 24 403791415863 ps
T639 /workspace/coverage/default/10.sysrst_ctrl_ec_pwr_on_rst.2800445924 Aug 09 05:13:09 PM PDT 24 Aug 09 05:13:19 PM PDT 24 3334917350 ps
T640 /workspace/coverage/default/49.sysrst_ctrl_flash_wr_prot_out.2171243256 Aug 09 05:15:18 PM PDT 24 Aug 09 05:15:21 PM PDT 24 2637009184 ps
T641 /workspace/coverage/default/32.sysrst_ctrl_edge_detect.4020603490 Aug 09 05:14:25 PM PDT 24 Aug 09 05:14:28 PM PDT 24 2471444051 ps
T642 /workspace/coverage/default/26.sysrst_ctrl_flash_wr_prot_out.1489288331 Aug 09 05:13:50 PM PDT 24 Aug 09 05:13:53 PM PDT 24 2626886129 ps
T643 /workspace/coverage/default/49.sysrst_ctrl_in_out_inverted.4108494440 Aug 09 05:15:09 PM PDT 24 Aug 09 05:15:11 PM PDT 24 2490030048 ps
T644 /workspace/coverage/default/11.sysrst_ctrl_edge_detect.595997454 Aug 09 05:13:10 PM PDT 24 Aug 09 05:13:15 PM PDT 24 3360630764 ps
T645 /workspace/coverage/default/0.sysrst_ctrl_alert_test.3580651678 Aug 09 05:12:38 PM PDT 24 Aug 09 05:12:44 PM PDT 24 2011514184 ps
T378 /workspace/coverage/default/26.sysrst_ctrl_combo_detect.1932099755 Aug 09 05:13:56 PM PDT 24 Aug 09 05:15:28 PM PDT 24 162981239168 ps
T646 /workspace/coverage/default/40.sysrst_ctrl_flash_wr_prot_out.3331093740 Aug 09 05:14:50 PM PDT 24 Aug 09 05:14:58 PM PDT 24 2612514374 ps
T647 /workspace/coverage/default/50.sysrst_ctrl_combo_detect_with_pre_cond.658462196 Aug 09 05:15:18 PM PDT 24 Aug 09 05:16:26 PM PDT 24 26078590854 ps
T648 /workspace/coverage/default/14.sysrst_ctrl_ultra_low_pwr.1115847069 Aug 09 05:13:25 PM PDT 24 Aug 09 05:13:29 PM PDT 24 5733918081 ps
T649 /workspace/coverage/default/18.sysrst_ctrl_flash_wr_prot_out.2807163135 Aug 09 05:13:38 PM PDT 24 Aug 09 05:13:41 PM PDT 24 2625833898 ps
T371 /workspace/coverage/default/65.sysrst_ctrl_combo_detect_with_pre_cond.3750641747 Aug 09 05:15:19 PM PDT 24 Aug 09 05:15:56 PM PDT 24 110149383507 ps
T381 /workspace/coverage/default/47.sysrst_ctrl_combo_detect.1646197233 Aug 09 05:15:12 PM PDT 24 Aug 09 05:19:23 PM PDT 24 100080743381 ps
T650 /workspace/coverage/default/48.sysrst_ctrl_ec_pwr_on_rst.1163162037 Aug 09 05:15:10 PM PDT 24 Aug 09 05:15:19 PM PDT 24 2998261871 ps
T651 /workspace/coverage/default/42.sysrst_ctrl_stress_all.3493172516 Aug 09 05:14:53 PM PDT 24 Aug 09 05:18:33 PM PDT 24 178137657385 ps
T123 /workspace/coverage/default/25.sysrst_ctrl_stress_all_with_rand_reset.3541188003 Aug 09 05:13:58 PM PDT 24 Aug 09 05:15:19 PM PDT 24 35113048694 ps
T652 /workspace/coverage/default/10.sysrst_ctrl_pin_override_test.50264756 Aug 09 05:13:10 PM PDT 24 Aug 09 05:13:15 PM PDT 24 2519971795 ps
T653 /workspace/coverage/default/14.sysrst_ctrl_in_out_inverted.1969426997 Aug 09 05:13:23 PM PDT 24 Aug 09 05:13:27 PM PDT 24 2454803526 ps
T654 /workspace/coverage/default/45.sysrst_ctrl_in_out_inverted.822114040 Aug 09 05:15:02 PM PDT 24 Aug 09 05:15:05 PM PDT 24 2470856133 ps
T655 /workspace/coverage/default/38.sysrst_ctrl_pin_override_test.1018391787 Aug 09 05:14:46 PM PDT 24 Aug 09 05:14:48 PM PDT 24 2521390829 ps
T282 /workspace/coverage/default/45.sysrst_ctrl_stress_all_with_rand_reset.3759341698 Aug 09 05:15:03 PM PDT 24 Aug 09 05:17:10 PM PDT 24 57236465906 ps
T656 /workspace/coverage/default/52.sysrst_ctrl_combo_detect_with_pre_cond.2608215201 Aug 09 05:15:18 PM PDT 24 Aug 09 05:15:55 PM PDT 24 29090170604 ps
T344 /workspace/coverage/default/7.sysrst_ctrl_combo_detect.4144706901 Aug 09 05:13:03 PM PDT 24 Aug 09 05:17:14 PM PDT 24 103383094773 ps
T101 /workspace/coverage/default/38.sysrst_ctrl_stress_all_with_rand_reset.1078659647 Aug 09 05:14:46 PM PDT 24 Aug 09 05:15:20 PM PDT 24 52549085422 ps
T657 /workspace/coverage/default/7.sysrst_ctrl_alert_test.2680735402 Aug 09 05:13:02 PM PDT 24 Aug 09 05:13:03 PM PDT 24 2119191701 ps
T658 /workspace/coverage/default/4.sysrst_ctrl_combo_detect_ec_rst.138376376 Aug 09 05:12:50 PM PDT 24 Aug 09 05:12:57 PM PDT 24 2396352168 ps
T659 /workspace/coverage/default/47.sysrst_ctrl_pin_access_test.3363434605 Aug 09 05:15:10 PM PDT 24 Aug 09 05:15:14 PM PDT 24 2251700211 ps
T660 /workspace/coverage/default/57.sysrst_ctrl_combo_detect_with_pre_cond.897870415 Aug 09 05:15:19 PM PDT 24 Aug 09 05:17:05 PM PDT 24 160275059914 ps
T661 /workspace/coverage/default/23.sysrst_ctrl_edge_detect.2539563418 Aug 09 05:13:51 PM PDT 24 Aug 09 05:23:17 PM PDT 24 826558922463 ps
T662 /workspace/coverage/default/4.sysrst_ctrl_pin_access_test.1415021459 Aug 09 05:12:49 PM PDT 24 Aug 09 05:12:52 PM PDT 24 2044263511 ps
T663 /workspace/coverage/default/0.sysrst_ctrl_flash_wr_prot_out.2844615793 Aug 09 05:12:35 PM PDT 24 Aug 09 05:12:40 PM PDT 24 2612877084 ps
T664 /workspace/coverage/default/49.sysrst_ctrl_ec_pwr_on_rst.3827051124 Aug 09 05:15:20 PM PDT 24 Aug 09 05:15:24 PM PDT 24 3364574814 ps
T665 /workspace/coverage/default/45.sysrst_ctrl_smoke.2391933514 Aug 09 05:15:00 PM PDT 24 Aug 09 05:15:04 PM PDT 24 2116300271 ps
T666 /workspace/coverage/default/33.sysrst_ctrl_auto_blk_key_output.1397404781 Aug 09 05:14:25 PM PDT 24 Aug 09 05:14:27 PM PDT 24 3123423626 ps
T385 /workspace/coverage/default/95.sysrst_ctrl_combo_detect_with_pre_cond.3380906166 Aug 09 05:15:27 PM PDT 24 Aug 09 05:20:02 PM PDT 24 117417492272 ps
T388 /workspace/coverage/default/0.sysrst_ctrl_ultra_low_pwr.834752929 Aug 09 05:12:37 PM PDT 24 Aug 09 05:15:35 PM PDT 24 2587138791448 ps
T667 /workspace/coverage/default/23.sysrst_ctrl_ec_pwr_on_rst.3268486395 Aug 09 05:13:44 PM PDT 24 Aug 09 05:13:53 PM PDT 24 3148103484 ps
T668 /workspace/coverage/default/35.sysrst_ctrl_stress_all.782515692 Aug 09 05:14:34 PM PDT 24 Aug 09 05:16:13 PM PDT 24 230579746092 ps
T669 /workspace/coverage/default/6.sysrst_ctrl_combo_detect_with_pre_cond.1045749051 Aug 09 05:12:55 PM PDT 24 Aug 09 05:13:12 PM PDT 24 26342862558 ps
T670 /workspace/coverage/default/46.sysrst_ctrl_flash_wr_prot_out.3908327878 Aug 09 05:15:08 PM PDT 24 Aug 09 05:15:10 PM PDT 24 2632326340 ps
T671 /workspace/coverage/default/18.sysrst_ctrl_pin_access_test.119359337 Aug 09 05:13:37 PM PDT 24 Aug 09 05:13:38 PM PDT 24 2168258598 ps
T672 /workspace/coverage/default/21.sysrst_ctrl_smoke.1941679591 Aug 09 05:13:43 PM PDT 24 Aug 09 05:13:45 PM PDT 24 2152068536 ps
T673 /workspace/coverage/default/47.sysrst_ctrl_alert_test.989479183 Aug 09 05:15:14 PM PDT 24 Aug 09 05:15:20 PM PDT 24 2010714597 ps
T674 /workspace/coverage/default/17.sysrst_ctrl_alert_test.2703549469 Aug 09 05:13:39 PM PDT 24 Aug 09 05:13:41 PM PDT 24 2034234150 ps
T675 /workspace/coverage/default/27.sysrst_ctrl_pin_access_test.1283900209 Aug 09 05:14:02 PM PDT 24 Aug 09 05:14:09 PM PDT 24 2212800166 ps
T213 /workspace/coverage/default/19.sysrst_ctrl_edge_detect.4000381227 Aug 09 05:13:41 PM PDT 24 Aug 09 05:13:42 PM PDT 24 3615844715 ps
T676 /workspace/coverage/default/48.sysrst_ctrl_pin_access_test.951910506 Aug 09 05:15:08 PM PDT 24 Aug 09 05:15:12 PM PDT 24 2170263203 ps
T677 /workspace/coverage/default/21.sysrst_ctrl_pin_override_test.190434651 Aug 09 05:13:44 PM PDT 24 Aug 09 05:13:50 PM PDT 24 2509323461 ps
T197 /workspace/coverage/default/21.sysrst_ctrl_edge_detect.3546119377 Aug 09 05:13:45 PM PDT 24 Aug 09 05:13:48 PM PDT 24 3920891997 ps
T678 /workspace/coverage/default/1.sysrst_ctrl_pin_override_test.2532900197 Aug 09 05:12:35 PM PDT 24 Aug 09 05:12:36 PM PDT 24 2649775746 ps
T679 /workspace/coverage/default/27.sysrst_ctrl_ultra_low_pwr.677682153 Aug 09 05:14:00 PM PDT 24 Aug 09 05:14:10 PM PDT 24 9434122583 ps
T680 /workspace/coverage/default/39.sysrst_ctrl_pin_access_test.1231811950 Aug 09 05:14:46 PM PDT 24 Aug 09 05:14:51 PM PDT 24 2019144990 ps
T102 /workspace/coverage/default/17.sysrst_ctrl_combo_detect.4204543692 Aug 09 05:13:36 PM PDT 24 Aug 09 05:17:25 PM PDT 24 88154963424 ps
T681 /workspace/coverage/default/23.sysrst_ctrl_flash_wr_prot_out.2216154770 Aug 09 05:13:45 PM PDT 24 Aug 09 05:13:52 PM PDT 24 2612399398 ps
T682 /workspace/coverage/default/24.sysrst_ctrl_edge_detect.2974021201 Aug 09 05:13:53 PM PDT 24 Aug 09 05:13:55 PM PDT 24 2659758874 ps
T683 /workspace/coverage/default/47.sysrst_ctrl_stress_all.2196478701 Aug 09 05:15:11 PM PDT 24 Aug 09 05:16:25 PM PDT 24 177380824087 ps
T684 /workspace/coverage/default/21.sysrst_ctrl_combo_detect.1468520339 Aug 09 05:13:44 PM PDT 24 Aug 09 05:15:00 PM PDT 24 77099278208 ps
T303 /workspace/coverage/default/22.sysrst_ctrl_stress_all_with_rand_reset.2886997440 Aug 09 05:13:47 PM PDT 24 Aug 09 05:15:02 PM PDT 24 71993394573 ps
T366 /workspace/coverage/default/99.sysrst_ctrl_combo_detect_with_pre_cond.45350345 Aug 09 05:15:29 PM PDT 24 Aug 09 05:17:48 PM PDT 24 110881293463 ps
T685 /workspace/coverage/default/43.sysrst_ctrl_ec_pwr_on_rst.1520763758 Aug 09 05:14:53 PM PDT 24 Aug 09 05:14:56 PM PDT 24 3334185021 ps
T359 /workspace/coverage/default/15.sysrst_ctrl_combo_detect_with_pre_cond.2014480021 Aug 09 05:13:23 PM PDT 24 Aug 09 05:14:20 PM PDT 24 40330429822 ps
T686 /workspace/coverage/default/25.sysrst_ctrl_flash_wr_prot_out.2152638113 Aug 09 05:13:53 PM PDT 24 Aug 09 05:14:00 PM PDT 24 2610295453 ps
T687 /workspace/coverage/default/39.sysrst_ctrl_smoke.1093190312 Aug 09 05:14:45 PM PDT 24 Aug 09 05:14:51 PM PDT 24 2111079298 ps
T343 /workspace/coverage/default/35.sysrst_ctrl_combo_detect.2553354852 Aug 09 05:14:32 PM PDT 24 Aug 09 05:16:19 PM PDT 24 175210917466 ps
T688 /workspace/coverage/default/32.sysrst_ctrl_smoke.1384822470 Aug 09 05:14:23 PM PDT 24 Aug 09 05:14:25 PM PDT 24 2127764882 ps
T689 /workspace/coverage/default/42.sysrst_ctrl_in_out_inverted.4174502875 Aug 09 05:14:53 PM PDT 24 Aug 09 05:14:56 PM PDT 24 2474753670 ps
T690 /workspace/coverage/default/44.sysrst_ctrl_ultra_low_pwr.3265206823 Aug 09 05:15:00 PM PDT 24 Aug 09 05:15:03 PM PDT 24 7270812519 ps
T691 /workspace/coverage/default/16.sysrst_ctrl_auto_blk_key_output.216475297 Aug 09 05:13:36 PM PDT 24 Aug 09 05:13:45 PM PDT 24 3253111527 ps
T692 /workspace/coverage/default/48.sysrst_ctrl_alert_test.3217120010 Aug 09 05:15:11 PM PDT 24 Aug 09 05:15:12 PM PDT 24 2098404402 ps
T693 /workspace/coverage/default/25.sysrst_ctrl_ultra_low_pwr.1975887257 Aug 09 05:13:53 PM PDT 24 Aug 09 05:13:55 PM PDT 24 14816878590 ps
T694 /workspace/coverage/default/40.sysrst_ctrl_combo_detect_with_pre_cond.2930215018 Aug 09 05:14:46 PM PDT 24 Aug 09 05:15:03 PM PDT 24 23600798372 ps
T162 /workspace/coverage/default/0.sysrst_ctrl_edge_detect.1718399340 Aug 09 05:12:35 PM PDT 24 Aug 09 05:12:38 PM PDT 24 3450169092 ps
T695 /workspace/coverage/default/34.sysrst_ctrl_ec_pwr_on_rst.3245821789 Aug 09 05:14:24 PM PDT 24 Aug 09 05:14:27 PM PDT 24 3739029208 ps
T696 /workspace/coverage/default/11.sysrst_ctrl_ec_pwr_on_rst.2268241853 Aug 09 05:13:09 PM PDT 24 Aug 09 05:13:13 PM PDT 24 2952943003 ps
T697 /workspace/coverage/default/6.sysrst_ctrl_in_out_inverted.3209558065 Aug 09 05:12:53 PM PDT 24 Aug 09 05:13:00 PM PDT 24 2454721972 ps
T698 /workspace/coverage/default/32.sysrst_ctrl_in_out_inverted.1248389980 Aug 09 05:14:22 PM PDT 24 Aug 09 05:14:24 PM PDT 24 2504423388 ps
T194 /workspace/coverage/default/4.sysrst_ctrl_edge_detect.1410297529 Aug 09 05:12:53 PM PDT 24 Aug 09 05:13:03 PM PDT 24 3388824736 ps
T389 /workspace/coverage/default/30.sysrst_ctrl_stress_all_with_rand_reset.592240026 Aug 09 05:14:13 PM PDT 24 Aug 09 05:21:20 PM PDT 24 1398699179198 ps
T76 /workspace/coverage/default/89.sysrst_ctrl_combo_detect_with_pre_cond.3205613698 Aug 09 05:15:31 PM PDT 24 Aug 09 05:16:33 PM PDT 24 47930482234 ps
T699 /workspace/coverage/default/62.sysrst_ctrl_combo_detect_with_pre_cond.2305561358 Aug 09 05:15:19 PM PDT 24 Aug 09 05:16:19 PM PDT 24 24833631088 ps
T103 /workspace/coverage/default/19.sysrst_ctrl_combo_detect.419455411 Aug 09 05:13:43 PM PDT 24 Aug 09 05:14:13 PM PDT 24 22069531571 ps
T700 /workspace/coverage/default/9.sysrst_ctrl_in_out_inverted.2129496709 Aug 09 05:13:03 PM PDT 24 Aug 09 05:13:09 PM PDT 24 2460611485 ps
T701 /workspace/coverage/default/12.sysrst_ctrl_in_out_inverted.1910977340 Aug 09 05:13:16 PM PDT 24 Aug 09 05:13:22 PM PDT 24 2456964183 ps
T364 /workspace/coverage/default/11.sysrst_ctrl_combo_detect_with_pre_cond.1996686339 Aug 09 05:13:10 PM PDT 24 Aug 09 05:13:40 PM PDT 24 129731167736 ps
T702 /workspace/coverage/default/36.sysrst_ctrl_pin_access_test.2522557379 Aug 09 05:14:36 PM PDT 24 Aug 09 05:14:41 PM PDT 24 2159105143 ps
T703 /workspace/coverage/default/32.sysrst_ctrl_alert_test.406404640 Aug 09 05:14:25 PM PDT 24 Aug 09 05:14:28 PM PDT 24 2021884977 ps
T704 /workspace/coverage/default/43.sysrst_ctrl_pin_override_test.320144969 Aug 09 05:14:51 PM PDT 24 Aug 09 05:14:54 PM PDT 24 2525874820 ps
T705 /workspace/coverage/default/14.sysrst_ctrl_smoke.4121378450 Aug 09 05:13:22 PM PDT 24 Aug 09 05:13:25 PM PDT 24 2132160215 ps
T706 /workspace/coverage/default/8.sysrst_ctrl_in_out_inverted.1851986738 Aug 09 05:13:02 PM PDT 24 Aug 09 05:13:05 PM PDT 24 2474316999 ps
T707 /workspace/coverage/default/22.sysrst_ctrl_smoke.1536181415 Aug 09 05:13:51 PM PDT 24 Aug 09 05:13:57 PM PDT 24 2113146529 ps
T708 /workspace/coverage/default/41.sysrst_ctrl_ec_pwr_on_rst.961479498 Aug 09 05:14:50 PM PDT 24 Aug 09 05:14:53 PM PDT 24 4093080049 ps
T709 /workspace/coverage/default/3.sysrst_ctrl_auto_blk_key_output.4058475825 Aug 09 05:12:52 PM PDT 24 Aug 09 05:12:58 PM PDT 24 3814818052 ps
T710 /workspace/coverage/default/13.sysrst_ctrl_smoke.3639593341 Aug 09 05:13:15 PM PDT 24 Aug 09 05:13:16 PM PDT 24 2139307482 ps
T711 /workspace/coverage/default/44.sysrst_ctrl_auto_blk_key_output.635382631 Aug 09 05:15:00 PM PDT 24 Aug 09 05:15:11 PM PDT 24 3780473523 ps
T104 /workspace/coverage/default/46.sysrst_ctrl_combo_detect.664663259 Aug 09 05:15:10 PM PDT 24 Aug 09 05:18:03 PM PDT 24 66179866047 ps
T275 /workspace/coverage/default/16.sysrst_ctrl_combo_detect_with_pre_cond.1084590991 Aug 09 05:13:38 PM PDT 24 Aug 09 05:17:15 PM PDT 24 86276821920 ps
T712 /workspace/coverage/default/20.sysrst_ctrl_smoke.1875340433 Aug 09 05:13:38 PM PDT 24 Aug 09 05:13:42 PM PDT 24 2120004251 ps
T383 /workspace/coverage/default/6.sysrst_ctrl_combo_detect.3195037526 Aug 09 05:12:54 PM PDT 24 Aug 09 05:15:59 PM PDT 24 73472817191 ps
T713 /workspace/coverage/default/42.sysrst_ctrl_ec_pwr_on_rst.415156231 Aug 09 05:14:59 PM PDT 24 Aug 09 05:15:07 PM PDT 24 3025463485 ps
T714 /workspace/coverage/default/27.sysrst_ctrl_auto_blk_key_output.3548604966 Aug 09 05:14:01 PM PDT 24 Aug 09 05:14:04 PM PDT 24 3742220077 ps
T715 /workspace/coverage/default/81.sysrst_ctrl_combo_detect_with_pre_cond.2804890831 Aug 09 05:15:31 PM PDT 24 Aug 09 05:17:11 PM PDT 24 39404378739 ps
T716 /workspace/coverage/default/26.sysrst_ctrl_smoke.316090417 Aug 09 05:13:56 PM PDT 24 Aug 09 05:14:02 PM PDT 24 2110703244 ps
T717 /workspace/coverage/default/10.sysrst_ctrl_alert_test.2601122127 Aug 09 05:13:10 PM PDT 24 Aug 09 05:13:12 PM PDT 24 2036135379 ps
T718 /workspace/coverage/default/44.sysrst_ctrl_in_out_inverted.2229382428 Aug 09 05:14:59 PM PDT 24 Aug 09 05:15:01 PM PDT 24 2459640484 ps
T200 /workspace/coverage/default/42.sysrst_ctrl_stress_all_with_rand_reset.2500216566 Aug 09 05:14:51 PM PDT 24 Aug 09 05:18:09 PM PDT 24 80026335675 ps
T719 /workspace/coverage/default/31.sysrst_ctrl_ec_pwr_on_rst.4179571302 Aug 09 05:14:15 PM PDT 24 Aug 09 05:14:18 PM PDT 24 3150167624 ps
T720 /workspace/coverage/default/5.sysrst_ctrl_edge_detect.3225717814 Aug 09 05:12:54 PM PDT 24 Aug 09 05:12:57 PM PDT 24 4795592748 ps
T721 /workspace/coverage/default/8.sysrst_ctrl_combo_detect_with_pre_cond.2151667310 Aug 09 05:13:01 PM PDT 24 Aug 09 05:13:45 PM PDT 24 67332980768 ps
T722 /workspace/coverage/default/49.sysrst_ctrl_stress_all.2656734498 Aug 09 05:15:21 PM PDT 24 Aug 09 05:15:25 PM PDT 24 7193940898 ps
T723 /workspace/coverage/default/2.sysrst_ctrl_smoke.1575529235 Aug 09 05:12:43 PM PDT 24 Aug 09 05:12:45 PM PDT 24 2131867464 ps
T724 /workspace/coverage/default/37.sysrst_ctrl_combo_detect.1431194733 Aug 09 05:14:37 PM PDT 24 Aug 09 05:17:02 PM PDT 24 104814592633 ps
T725 /workspace/coverage/default/28.sysrst_ctrl_edge_detect.2603488038 Aug 09 05:14:08 PM PDT 24 Aug 09 05:14:11 PM PDT 24 2853560811 ps
T726 /workspace/coverage/default/35.sysrst_ctrl_pin_access_test.1064857343 Aug 09 05:14:36 PM PDT 24 Aug 09 05:14:42 PM PDT 24 2220257467 ps
T727 /workspace/coverage/default/9.sysrst_ctrl_stress_all_with_rand_reset.303320243 Aug 09 05:13:02 PM PDT 24 Aug 09 05:15:56 PM PDT 24 74954610684 ps
T728 /workspace/coverage/default/18.sysrst_ctrl_smoke.3838283903 Aug 09 05:13:37 PM PDT 24 Aug 09 05:13:39 PM PDT 24 2133439322 ps
T729 /workspace/coverage/default/38.sysrst_ctrl_auto_blk_key_output.1538008860 Aug 09 05:14:43 PM PDT 24 Aug 09 05:14:47 PM PDT 24 3808728884 ps
T730 /workspace/coverage/default/36.sysrst_ctrl_flash_wr_prot_out.871564907 Aug 09 05:14:35 PM PDT 24 Aug 09 05:14:42 PM PDT 24 2611715711 ps
T731 /workspace/coverage/default/2.sysrst_ctrl_flash_wr_prot_out.3481327096 Aug 09 05:12:43 PM PDT 24 Aug 09 05:12:46 PM PDT 24 2634830254 ps
T732 /workspace/coverage/default/38.sysrst_ctrl_alert_test.952089323 Aug 09 05:14:46 PM PDT 24 Aug 09 05:14:50 PM PDT 24 2015899365 ps
T733 /workspace/coverage/default/20.sysrst_ctrl_pin_access_test.388856801 Aug 09 05:13:38 PM PDT 24 Aug 09 05:13:40 PM PDT 24 2064266341 ps
T734 /workspace/coverage/default/24.sysrst_ctrl_flash_wr_prot_out.3119440794 Aug 09 05:13:51 PM PDT 24 Aug 09 05:13:53 PM PDT 24 2625406562 ps
T341 /workspace/coverage/default/30.sysrst_ctrl_stress_all.2320484210 Aug 09 05:14:14 PM PDT 24 Aug 09 05:20:02 PM PDT 24 136450633337 ps
T735 /workspace/coverage/default/48.sysrst_ctrl_stress_all.1369707263 Aug 09 05:15:08 PM PDT 24 Aug 09 05:15:15 PM PDT 24 9946208683 ps
T736 /workspace/coverage/default/46.sysrst_ctrl_smoke.3190286632 Aug 09 05:15:03 PM PDT 24 Aug 09 05:15:09 PM PDT 24 2112914770 ps
T737 /workspace/coverage/default/33.sysrst_ctrl_edge_detect.3265310868 Aug 09 05:14:25 PM PDT 24 Aug 09 05:14:28 PM PDT 24 2757735652 ps
T105 /workspace/coverage/default/26.sysrst_ctrl_stress_all_with_rand_reset.411348231 Aug 09 05:14:01 PM PDT 24 Aug 09 05:14:50 PM PDT 24 67934266054 ps
T738 /workspace/coverage/default/45.sysrst_ctrl_edge_detect.2791232545 Aug 09 05:15:02 PM PDT 24 Aug 09 05:15:05 PM PDT 24 3024205208 ps
T739 /workspace/coverage/default/40.sysrst_ctrl_pin_override_test.4101005017 Aug 09 05:14:45 PM PDT 24 Aug 09 05:14:47 PM PDT 24 2537164854 ps
T740 /workspace/coverage/default/37.sysrst_ctrl_flash_wr_prot_out.758956225 Aug 09 05:14:36 PM PDT 24 Aug 09 05:14:39 PM PDT 24 2635378226 ps
T741 /workspace/coverage/default/49.sysrst_ctrl_ultra_low_pwr.4096690057 Aug 09 05:15:20 PM PDT 24 Aug 09 05:15:21 PM PDT 24 4098779406 ps
T742 /workspace/coverage/default/23.sysrst_ctrl_smoke.800405968 Aug 09 05:13:45 PM PDT 24 Aug 09 05:13:49 PM PDT 24 2120095494 ps
T373 /workspace/coverage/default/34.sysrst_ctrl_combo_detect.2329805214 Aug 09 05:14:25 PM PDT 24 Aug 09 05:20:30 PM PDT 24 157758142444 ps
T743 /workspace/coverage/default/19.sysrst_ctrl_pin_access_test.3421897164 Aug 09 05:13:40 PM PDT 24 Aug 09 05:13:46 PM PDT 24 2123489558 ps
T744 /workspace/coverage/default/47.sysrst_ctrl_pin_override_test.2340394754 Aug 09 05:15:11 PM PDT 24 Aug 09 05:15:13 PM PDT 24 2577823692 ps
T346 /workspace/coverage/default/53.sysrst_ctrl_combo_detect_with_pre_cond.3195723729 Aug 09 05:15:20 PM PDT 24 Aug 09 05:16:49 PM PDT 24 125375549540 ps
T745 /workspace/coverage/default/27.sysrst_ctrl_smoke.3214791460 Aug 09 05:14:02 PM PDT 24 Aug 09 05:14:05 PM PDT 24 2117849853 ps
T256 /workspace/coverage/default/54.sysrst_ctrl_combo_detect_with_pre_cond.3437454991 Aug 09 05:15:18 PM PDT 24 Aug 09 05:18:57 PM PDT 24 82137214347 ps
T746 /workspace/coverage/default/13.sysrst_ctrl_alert_test.3245430625 Aug 09 05:13:16 PM PDT 24 Aug 09 05:13:22 PM PDT 24 2013599669 ps
T747 /workspace/coverage/default/43.sysrst_ctrl_flash_wr_prot_out.2127021884 Aug 09 05:14:54 PM PDT 24 Aug 09 05:14:58 PM PDT 24 2621614289 ps
T748 /workspace/coverage/default/27.sysrst_ctrl_combo_detect.184704883 Aug 09 05:13:59 PM PDT 24 Aug 09 05:14:10 PM PDT 24 76914377849 ps
T233 /workspace/coverage/default/42.sysrst_ctrl_edge_detect.1167877010 Aug 09 05:14:59 PM PDT 24 Aug 09 05:15:02 PM PDT 24 3746430334 ps
T749 /workspace/coverage/default/13.sysrst_ctrl_pin_access_test.1734179964 Aug 09 05:13:17 PM PDT 24 Aug 09 05:13:20 PM PDT 24 2179626428 ps
T750 /workspace/coverage/default/35.sysrst_ctrl_auto_blk_key_output.3791220435 Aug 09 05:14:35 PM PDT 24 Aug 09 05:14:42 PM PDT 24 3138693190 ps
T751 /workspace/coverage/default/14.sysrst_ctrl_combo_detect_with_pre_cond.2854651618 Aug 09 05:13:25 PM PDT 24 Aug 09 05:14:07 PM PDT 24 59599054635 ps
T752 /workspace/coverage/default/6.sysrst_ctrl_auto_blk_key_output.3788222430 Aug 09 05:12:56 PM PDT 24 Aug 09 05:13:05 PM PDT 24 3727232567 ps
T753 /workspace/coverage/default/29.sysrst_ctrl_in_out_inverted.3058250620 Aug 09 05:14:17 PM PDT 24 Aug 09 05:14:20 PM PDT 24 2492474561 ps
T754 /workspace/coverage/default/5.sysrst_ctrl_pin_override_test.3167609238 Aug 09 05:12:55 PM PDT 24 Aug 09 05:12:58 PM PDT 24 2521455976 ps
T755 /workspace/coverage/default/39.sysrst_ctrl_combo_detect_with_pre_cond.1855774024 Aug 09 05:14:50 PM PDT 24 Aug 09 05:15:57 PM PDT 24 26580584271 ps
T756 /workspace/coverage/default/14.sysrst_ctrl_auto_blk_key_output.1836306239 Aug 09 05:13:26 PM PDT 24 Aug 09 05:15:28 PM PDT 24 200648101732 ps
T757 /workspace/coverage/default/7.sysrst_ctrl_smoke.2850599172 Aug 09 05:12:55 PM PDT 24 Aug 09 05:12:56 PM PDT 24 2169138879 ps
T273 /workspace/coverage/default/5.sysrst_ctrl_combo_detect_with_pre_cond.1513081769 Aug 09 05:12:55 PM PDT 24 Aug 09 05:13:01 PM PDT 24 37167252883 ps
T758 /workspace/coverage/default/3.sysrst_ctrl_edge_detect.3828667365 Aug 09 05:12:50 PM PDT 24 Aug 09 05:13:02 PM PDT 24 4156825994 ps
T759 /workspace/coverage/default/40.sysrst_ctrl_combo_detect.3595600109 Aug 09 05:14:42 PM PDT 24 Aug 09 05:15:33 PM PDT 24 40019725020 ps
T760 /workspace/coverage/default/4.sysrst_ctrl_in_out_inverted.1989124471 Aug 09 05:12:53 PM PDT 24 Aug 09 05:12:55 PM PDT 24 2491782339 ps
T761 /workspace/coverage/default/10.sysrst_ctrl_pin_access_test.2044780649 Aug 09 05:13:10 PM PDT 24 Aug 09 05:13:12 PM PDT 24 2195550008 ps
T762 /workspace/coverage/default/46.sysrst_ctrl_alert_test.1228203465 Aug 09 05:15:09 PM PDT 24 Aug 09 05:15:11 PM PDT 24 2028111869 ps
T763 /workspace/coverage/default/43.sysrst_ctrl_edge_detect.2517714585 Aug 09 05:14:54 PM PDT 24 Aug 09 05:14:55 PM PDT 24 5313892809 ps
T380 /workspace/coverage/default/45.sysrst_ctrl_combo_detect.2472992840 Aug 09 05:15:03 PM PDT 24 Aug 09 05:16:06 PM PDT 24 51585198521 ps
T764 /workspace/coverage/default/29.sysrst_ctrl_combo_detect.2599454413 Aug 09 05:14:17 PM PDT 24 Aug 09 05:14:43 PM PDT 24 100901145160 ps
T765 /workspace/coverage/default/12.sysrst_ctrl_pin_access_test.3183716447 Aug 09 05:13:16 PM PDT 24 Aug 09 05:13:19 PM PDT 24 2037988132 ps
T766 /workspace/coverage/default/45.sysrst_ctrl_ec_pwr_on_rst.43942594 Aug 09 05:15:00 PM PDT 24 Aug 09 05:15:03 PM PDT 24 3776934551 ps
T767 /workspace/coverage/default/31.sysrst_ctrl_auto_blk_key_output.3798016123 Aug 09 05:14:26 PM PDT 24 Aug 09 05:21:06 PM PDT 24 312987493758 ps
T768 /workspace/coverage/default/34.sysrst_ctrl_smoke.4066218992 Aug 09 05:14:24 PM PDT 24 Aug 09 05:14:27 PM PDT 24 2115282576 ps
T769 /workspace/coverage/default/16.sysrst_ctrl_combo_detect.1483160442 Aug 09 05:13:38 PM PDT 24 Aug 09 05:15:38 PM PDT 24 45164099138 ps
T770 /workspace/coverage/default/12.sysrst_ctrl_stress_all_with_rand_reset.3174810496 Aug 09 05:13:18 PM PDT 24 Aug 09 05:14:37 PM PDT 24 29032521180 ps
T349 /workspace/coverage/default/58.sysrst_ctrl_combo_detect_with_pre_cond.2510267611 Aug 09 05:15:20 PM PDT 24 Aug 09 05:17:21 PM PDT 24 145999068520 ps
T214 /workspace/coverage/default/17.sysrst_ctrl_stress_all.2600708011 Aug 09 05:13:34 PM PDT 24 Aug 09 05:14:09 PM PDT 24 420852752897 ps
T342 /workspace/coverage/default/14.sysrst_ctrl_combo_detect.837581978 Aug 09 05:13:27 PM PDT 24 Aug 09 05:18:46 PM PDT 24 120110512293 ps
T771 /workspace/coverage/default/27.sysrst_ctrl_stress_all.192416095 Aug 09 05:14:00 PM PDT 24 Aug 09 05:14:34 PM PDT 24 13440794475 ps
T365 /workspace/coverage/default/55.sysrst_ctrl_combo_detect_with_pre_cond.2074763341 Aug 09 05:15:19 PM PDT 24 Aug 09 05:16:24 PM PDT 24 107052249997 ps
T772 /workspace/coverage/default/13.sysrst_ctrl_ultra_low_pwr.1121908027 Aug 09 05:13:15 PM PDT 24 Aug 09 05:13:16 PM PDT 24 3128333633 ps
T773 /workspace/coverage/default/43.sysrst_ctrl_auto_blk_key_output.1619136711 Aug 09 05:14:53 PM PDT 24 Aug 09 05:15:12 PM PDT 24 123001457730 ps
T774 /workspace/coverage/default/34.sysrst_ctrl_pin_access_test.130767578 Aug 09 05:14:26 PM PDT 24 Aug 09 05:14:29 PM PDT 24 2213946842 ps
T775 /workspace/coverage/default/39.sysrst_ctrl_auto_blk_key_output.3291030818 Aug 09 05:14:50 PM PDT 24 Aug 09 05:15:00 PM PDT 24 3621142421 ps
T130 /workspace/coverage/default/9.sysrst_ctrl_ultra_low_pwr.4191457604 Aug 09 05:13:02 PM PDT 24 Aug 09 05:13:05 PM PDT 24 3419986954 ps
T776 /workspace/coverage/default/33.sysrst_ctrl_in_out_inverted.1154592929 Aug 09 05:14:26 PM PDT 24 Aug 09 05:14:28 PM PDT 24 2473815064 ps
T313 /workspace/coverage/default/46.sysrst_ctrl_stress_all_with_rand_reset.4095738528 Aug 09 05:15:09 PM PDT 24 Aug 09 05:16:14 PM PDT 24 49542270145 ps
T777 /workspace/coverage/default/36.sysrst_ctrl_ec_pwr_on_rst.3983688779 Aug 09 05:14:33 PM PDT 24 Aug 09 05:14:37 PM PDT 24 2922454891 ps
T778 /workspace/coverage/default/19.sysrst_ctrl_in_out_inverted.456533349 Aug 09 05:13:41 PM PDT 24 Aug 09 05:13:48 PM PDT 24 2456756944 ps
T360 /workspace/coverage/default/70.sysrst_ctrl_combo_detect_with_pre_cond.2402585930 Aug 09 05:15:18 PM PDT 24 Aug 09 05:16:51 PM PDT 24 71942669425 ps
T779 /workspace/coverage/default/1.sysrst_ctrl_pin_access_test.458367131 Aug 09 05:12:34 PM PDT 24 Aug 09 05:12:36 PM PDT 24 2045879750 ps
T780 /workspace/coverage/default/27.sysrst_ctrl_alert_test.37546045 Aug 09 05:14:02 PM PDT 24 Aug 09 05:14:06 PM PDT 24 2017067543 ps
T781 /workspace/coverage/default/34.sysrst_ctrl_pin_override_test.3139775643 Aug 09 05:14:23 PM PDT 24 Aug 09 05:14:26 PM PDT 24 2530464845 ps
T782 /workspace/coverage/default/4.sysrst_ctrl_auto_blk_key_output.3311083561 Aug 09 05:12:47 PM PDT 24 Aug 09 05:12:51 PM PDT 24 3451140840 ps
T783 /workspace/coverage/default/10.sysrst_ctrl_edge_detect.4018193865 Aug 09 05:13:08 PM PDT 24 Aug 09 05:13:11 PM PDT 24 3916155196 ps
T784 /workspace/coverage/default/46.sysrst_ctrl_pin_override_test.23833920 Aug 09 05:15:03 PM PDT 24 Aug 09 05:15:07 PM PDT 24 2516504593 ps
T785 /workspace/coverage/default/3.sysrst_ctrl_pin_override_test.335279018 Aug 09 05:12:50 PM PDT 24 Aug 09 05:12:56 PM PDT 24 2509543968 ps
T786 /workspace/coverage/default/21.sysrst_ctrl_combo_detect_with_pre_cond.83338913 Aug 09 05:13:47 PM PDT 24 Aug 09 05:14:04 PM PDT 24 25598465327 ps
T787 /workspace/coverage/default/19.sysrst_ctrl_stress_all.2399415043 Aug 09 05:13:40 PM PDT 24 Aug 09 05:13:48 PM PDT 24 7151110709 ps
T788 /workspace/coverage/default/15.sysrst_ctrl_stress_all_with_rand_reset.2752205281 Aug 09 05:13:27 PM PDT 24 Aug 09 05:14:40 PM PDT 24 29482628679 ps
T789 /workspace/coverage/default/39.sysrst_ctrl_alert_test.3209562705 Aug 09 05:14:44 PM PDT 24 Aug 09 05:14:50 PM PDT 24 2012836987 ps
T790 /workspace/coverage/default/27.sysrst_ctrl_flash_wr_prot_out.3957038693 Aug 09 05:13:59 PM PDT 24 Aug 09 05:14:07 PM PDT 24 2613300509 ps
T379 /workspace/coverage/default/49.sysrst_ctrl_stress_all_with_rand_reset.4294800238 Aug 09 05:15:19 PM PDT 24 Aug 09 05:16:03 PM PDT 24 217630132885 ps
T791 /workspace/coverage/default/40.sysrst_ctrl_pin_access_test.2788002785 Aug 09 05:14:51 PM PDT 24 Aug 09 05:14:53 PM PDT 24 2117383908 ps
T792 /workspace/coverage/default/24.sysrst_ctrl_alert_test.3457147431 Aug 09 05:13:52 PM PDT 24 Aug 09 05:13:53 PM PDT 24 2094441084 ps
T793 /workspace/coverage/default/15.sysrst_ctrl_combo_detect.4135250583 Aug 09 05:13:25 PM PDT 24 Aug 09 05:14:23 PM PDT 24 91299532904 ps
T794 /workspace/coverage/cover_reg_top/30.sysrst_ctrl_intr_test.537631059 Aug 09 05:11:35 PM PDT 24 Aug 09 05:11:40 PM PDT 24 2012318790 ps
T276 /workspace/coverage/cover_reg_top/16.sysrst_ctrl_tl_errors.4212018077 Aug 09 05:11:26 PM PDT 24 Aug 09 05:11:33 PM PDT 24 2028095027 ps
0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%