Assertions
dashboard | hierarchy | modlist | groups | tests | asserts
Assertions by Category
ASSERTPROPERTIESSEQUENCES
Total1028010
Category 01028010

Assertions by Severity
ASSERTPROPERTIESSEQUENCES
Total1028010
Severity 01028010

Summary for Assertions
NUMBERPERCENT
Total Number1028100.00
Uncovered50.49
Success102399.51
Failure00.00
Incomplete10.10
Without Attempts00.00

Summary for Cover Sequences
NUMBERPERCENT
Total Number10100.00
Uncovered00.00
All Matches10100.00
First Matches10100.00
Go previous page
ASSERTIONSCATEGORYSEVERITYATTEMPTSREAL SUCCESSESFAILURESINCOMPLETE
tb.dut.tlul_assert_device.gen_assert_final[91].noOutstandingReqsAtEndOfSim_A 0091191100
tb.dut.tlul_assert_device.gen_assert_final[92].noOutstandingReqsAtEndOfSim_A 0091191100
tb.dut.tlul_assert_device.gen_assert_final[93].noOutstandingReqsAtEndOfSim_A 0091191100
tb.dut.tlul_assert_device.gen_assert_final[94].noOutstandingReqsAtEndOfSim_A 0091191100
tb.dut.tlul_assert_device.gen_assert_final[95].noOutstandingReqsAtEndOfSim_A 0091191100
tb.dut.tlul_assert_device.gen_assert_final[96].noOutstandingReqsAtEndOfSim_A 0091191100
tb.dut.tlul_assert_device.gen_assert_final[97].noOutstandingReqsAtEndOfSim_A 0091191100
tb.dut.tlul_assert_device.gen_assert_final[98].noOutstandingReqsAtEndOfSim_A 0091191100
tb.dut.tlul_assert_device.gen_assert_final[99].noOutstandingReqsAtEndOfSim_A 0091191100
tb.dut.tlul_assert_device.gen_assert_final[9].noOutstandingReqsAtEndOfSim_A 0091191100
tb.dut.tlul_assert_device.gen_device.aDataKnown_M 001161875389193574600
tb.dut.tlul_assert_device.gen_device.addrSizeAlignedErr_A 001161874828504900
tb.dut.tlul_assert_device.gen_device.contigMask_M 0011618753891276239500
tb.dut.tlul_assert_device.gen_device.dDataKnown_A 00116187538919718200
tb.dut.tlul_assert_device.gen_device.legalAOpcodeErr_A 001161874828519800
tb.dut.tlul_assert_device.gen_device.legalAParam_M 0011618753891452530900
tb.dut.tlul_assert_device.gen_device.legalDParam_A 00116187538957198300
tb.dut.tlul_assert_device.gen_device.pendingReqPerSrc_M 0011618753891452530900
tb.dut.tlul_assert_device.gen_device.respMustHaveReq_A 00116187538957198300
tb.dut.tlul_assert_device.gen_device.respOpcode_A 00116187538957198300
tb.dut.tlul_assert_device.gen_device.respSzEqReqSz_A 00116187538957198300
tb.dut.tlul_assert_device.gen_device.sizeGTEMaskErr_A 001161874828315900
tb.dut.tlul_assert_device.gen_device.sizeMatchesMaskErr_A 001161874828314800
tb.dut.tlul_assert_device.p_dbw.TlDbw_A 0091191100
tb.dut.u_reg.en2addrHit 00116187482826988400
tb.dut.u_reg.reAfterRv 00116187482826988400
tb.dut.u_reg.rePulse 00116187482814182000
tb.dut.u_reg.u_auto_block_debounce_ctl_cdc.BusySrcReqChk_A 001161874828133490000
tb.dut.u_reg.u_auto_block_debounce_ctl_cdc.DstReqKnown_A 008150300730085400
tb.dut.u_reg.u_auto_block_debounce_ctl_cdc.SrcAckBusyChk_A 001161874828148200
tb.dut.u_reg.u_auto_block_debounce_ctl_cdc.SrcBusyKnown_A 001161874828116143642100
tb.dut.u_reg.u_auto_block_debounce_ctl_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001161874828148200
tb.dut.u_reg.u_auto_block_debounce_ctl_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 008150300148200
tb.dut.u_reg.u_auto_block_debounce_ctl_cdc.u_src_to_dst_req.DstPulseCheck_A 008150300143000
tb.dut.u_reg.u_auto_block_debounce_ctl_cdc.u_src_to_dst_req.SrcPulseCheck_M 001161874828148900
tb.dut.u_reg.u_auto_block_out_ctl_cdc.BusySrcReqChk_A 001161874828116313000
tb.dut.u_reg.u_auto_block_out_ctl_cdc.DstReqKnown_A 008150300730085400
tb.dut.u_reg.u_auto_block_out_ctl_cdc.SrcAckBusyChk_A 001161874828125400
tb.dut.u_reg.u_auto_block_out_ctl_cdc.SrcBusyKnown_A 001161874828116143642100
tb.dut.u_reg.u_auto_block_out_ctl_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001161874828125400
tb.dut.u_reg.u_auto_block_out_ctl_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 008150300125400
tb.dut.u_reg.u_auto_block_out_ctl_cdc.u_src_to_dst_req.DstPulseCheck_A 008150300119900
tb.dut.u_reg.u_auto_block_out_ctl_cdc.u_src_to_dst_req.SrcPulseCheck_M 001161874828125900
tb.dut.u_reg.u_chk.PayLoadWidthCheck 0091191100
tb.dut.u_reg.u_com_det_ctl_0_cdc.BusySrcReqChk_A 001161874828185235900
tb.dut.u_reg.u_com_det_ctl_0_cdc.DstReqKnown_A 008150300730085400
tb.dut.u_reg.u_com_det_ctl_0_cdc.SrcAckBusyChk_A 001161874828195000
tb.dut.u_reg.u_com_det_ctl_0_cdc.SrcBusyKnown_A 001161874828116143642100
tb.dut.u_reg.u_com_det_ctl_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001161874828195000
tb.dut.u_reg.u_com_det_ctl_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 008150300195000
tb.dut.u_reg.u_com_det_ctl_0_cdc.u_src_to_dst_req.DstPulseCheck_A 008150300189200
tb.dut.u_reg.u_com_det_ctl_0_cdc.u_src_to_dst_req.SrcPulseCheck_M 001161874828195600
tb.dut.u_reg.u_com_det_ctl_1_cdc.BusySrcReqChk_A 001161874828175033900
tb.dut.u_reg.u_com_det_ctl_1_cdc.DstReqKnown_A 008150300730085400
tb.dut.u_reg.u_com_det_ctl_1_cdc.SrcAckBusyChk_A 001161874828184600
tb.dut.u_reg.u_com_det_ctl_1_cdc.SrcBusyKnown_A 001161874828116143642100
tb.dut.u_reg.u_com_det_ctl_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001161874828184600
tb.dut.u_reg.u_com_det_ctl_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 008150300184600
tb.dut.u_reg.u_com_det_ctl_1_cdc.u_src_to_dst_req.DstPulseCheck_A 008150300178800
tb.dut.u_reg.u_com_det_ctl_1_cdc.u_src_to_dst_req.SrcPulseCheck_M 001161874828185200
tb.dut.u_reg.u_com_det_ctl_2_cdc.BusySrcReqChk_A 001161874828179270800
tb.dut.u_reg.u_com_det_ctl_2_cdc.DstReqKnown_A 008150300730085400
tb.dut.u_reg.u_com_det_ctl_2_cdc.SrcAckBusyChk_A 001161874828187700
tb.dut.u_reg.u_com_det_ctl_2_cdc.SrcBusyKnown_A 001161874828116143642100
tb.dut.u_reg.u_com_det_ctl_2_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001161874828187700
tb.dut.u_reg.u_com_det_ctl_2_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 008150300187700
tb.dut.u_reg.u_com_det_ctl_2_cdc.u_src_to_dst_req.DstPulseCheck_A 008150300182200
tb.dut.u_reg.u_com_det_ctl_2_cdc.u_src_to_dst_req.SrcPulseCheck_M 001161874828188400
tb.dut.u_reg.u_com_det_ctl_3_cdc.BusySrcReqChk_A 001161874828175071600
tb.dut.u_reg.u_com_det_ctl_3_cdc.DstReqKnown_A 008150300730085400
tb.dut.u_reg.u_com_det_ctl_3_cdc.SrcAckBusyChk_A 001161874828186100
tb.dut.u_reg.u_com_det_ctl_3_cdc.SrcBusyKnown_A 001161874828116143642100
tb.dut.u_reg.u_com_det_ctl_3_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001161874828186100
tb.dut.u_reg.u_com_det_ctl_3_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 008150300186100
tb.dut.u_reg.u_com_det_ctl_3_cdc.u_src_to_dst_req.DstPulseCheck_A 008150300180900
tb.dut.u_reg.u_com_det_ctl_3_cdc.u_src_to_dst_req.SrcPulseCheck_M 001161874828186700
tb.dut.u_reg.u_com_out_ctl_0_cdc.BusySrcReqChk_A 001161874828181289100
tb.dut.u_reg.u_com_out_ctl_0_cdc.DstReqKnown_A 008150300730085400
tb.dut.u_reg.u_com_out_ctl_0_cdc.SrcAckBusyChk_A 001161874828194200
tb.dut.u_reg.u_com_out_ctl_0_cdc.SrcBusyKnown_A 001161874828116143642100
tb.dut.u_reg.u_com_out_ctl_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001161874828194200
tb.dut.u_reg.u_com_out_ctl_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 008150300194200
tb.dut.u_reg.u_com_out_ctl_0_cdc.u_src_to_dst_req.DstPulseCheck_A 008150300188700
tb.dut.u_reg.u_com_out_ctl_0_cdc.u_src_to_dst_req.SrcPulseCheck_M 001161874828194900
tb.dut.u_reg.u_com_out_ctl_1_cdc.BusySrcReqChk_A 001161874828175182500
tb.dut.u_reg.u_com_out_ctl_1_cdc.DstReqKnown_A 008150300730085400
tb.dut.u_reg.u_com_out_ctl_1_cdc.SrcAckBusyChk_A 001161874828186700
tb.dut.u_reg.u_com_out_ctl_1_cdc.SrcBusyKnown_A 001161874828116143642100
tb.dut.u_reg.u_com_out_ctl_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001161874828186700
tb.dut.u_reg.u_com_out_ctl_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 008150300186700
tb.dut.u_reg.u_com_out_ctl_1_cdc.u_src_to_dst_req.DstPulseCheck_A 008150300181000
tb.dut.u_reg.u_com_out_ctl_1_cdc.u_src_to_dst_req.SrcPulseCheck_M 001161874828187300
tb.dut.u_reg.u_com_out_ctl_2_cdc.BusySrcReqChk_A 001161874828175147400
tb.dut.u_reg.u_com_out_ctl_2_cdc.DstReqKnown_A 008150300730085400
tb.dut.u_reg.u_com_out_ctl_2_cdc.SrcAckBusyChk_A 001161874828188600
tb.dut.u_reg.u_com_out_ctl_2_cdc.SrcBusyKnown_A 001161874828116143642100
tb.dut.u_reg.u_com_out_ctl_2_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001161874828188600
tb.dut.u_reg.u_com_out_ctl_2_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 008150300188600
tb.dut.u_reg.u_com_out_ctl_2_cdc.u_src_to_dst_req.DstPulseCheck_A 008150300183100
tb.dut.u_reg.u_com_out_ctl_2_cdc.u_src_to_dst_req.SrcPulseCheck_M 001161874828189300
tb.dut.u_reg.u_com_out_ctl_3_cdc.BusySrcReqChk_A 001161874828174088800
tb.dut.u_reg.u_com_out_ctl_3_cdc.DstReqKnown_A 008150300730085400
tb.dut.u_reg.u_com_out_ctl_3_cdc.SrcAckBusyChk_A 001161874828185100
tb.dut.u_reg.u_com_out_ctl_3_cdc.SrcBusyKnown_A 001161874828116143642100
tb.dut.u_reg.u_com_out_ctl_3_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001161874828185100
tb.dut.u_reg.u_com_out_ctl_3_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 008150300185100
tb.dut.u_reg.u_com_out_ctl_3_cdc.u_src_to_dst_req.DstPulseCheck_A 008150300179700
tb.dut.u_reg.u_com_out_ctl_3_cdc.u_src_to_dst_req.SrcPulseCheck_M 001161874828185900
tb.dut.u_reg.u_com_pre_det_ctl_0_cdc.BusySrcReqChk_A 001161874828119350800
tb.dut.u_reg.u_com_pre_det_ctl_0_cdc.DstReqKnown_A 008150300730085400
tb.dut.u_reg.u_com_pre_det_ctl_0_cdc.SrcAckBusyChk_A 001161874828127800
tb.dut.u_reg.u_com_pre_det_ctl_0_cdc.SrcBusyKnown_A 001161874828116143642100
tb.dut.u_reg.u_com_pre_det_ctl_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001161874828127800
tb.dut.u_reg.u_com_pre_det_ctl_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 008150300127800
tb.dut.u_reg.u_com_pre_det_ctl_0_cdc.u_src_to_dst_req.DstPulseCheck_A 008150300122500
tb.dut.u_reg.u_com_pre_det_ctl_0_cdc.u_src_to_dst_req.SrcPulseCheck_M 001161874828128600
tb.dut.u_reg.u_com_pre_det_ctl_1_cdc.BusySrcReqChk_A 001161874828116144500
tb.dut.u_reg.u_com_pre_det_ctl_1_cdc.DstReqKnown_A 008150300730085400
tb.dut.u_reg.u_com_pre_det_ctl_1_cdc.SrcAckBusyChk_A 001161874828127000
tb.dut.u_reg.u_com_pre_det_ctl_1_cdc.SrcBusyKnown_A 001161874828116143642100
tb.dut.u_reg.u_com_pre_det_ctl_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001161874828127000
tb.dut.u_reg.u_com_pre_det_ctl_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 008150300127000
tb.dut.u_reg.u_com_pre_det_ctl_1_cdc.u_src_to_dst_req.DstPulseCheck_A 008150300121600
tb.dut.u_reg.u_com_pre_det_ctl_1_cdc.u_src_to_dst_req.SrcPulseCheck_M 001161874828127600
tb.dut.u_reg.u_com_pre_det_ctl_2_cdc.BusySrcReqChk_A 001161874828117006700
tb.dut.u_reg.u_com_pre_det_ctl_2_cdc.DstReqKnown_A 008150300730085400
tb.dut.u_reg.u_com_pre_det_ctl_2_cdc.SrcAckBusyChk_A 001161874828129200
tb.dut.u_reg.u_com_pre_det_ctl_2_cdc.SrcBusyKnown_A 001161874828116143642100
tb.dut.u_reg.u_com_pre_det_ctl_2_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001161874828129200
tb.dut.u_reg.u_com_pre_det_ctl_2_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 008150300129200
tb.dut.u_reg.u_com_pre_det_ctl_2_cdc.u_src_to_dst_req.DstPulseCheck_A 008150300123800
tb.dut.u_reg.u_com_pre_det_ctl_2_cdc.u_src_to_dst_req.SrcPulseCheck_M 001161874828129600
tb.dut.u_reg.u_com_pre_det_ctl_3_cdc.BusySrcReqChk_A 001161874828113118600
tb.dut.u_reg.u_com_pre_det_ctl_3_cdc.DstReqKnown_A 008150300730085400
tb.dut.u_reg.u_com_pre_det_ctl_3_cdc.SrcAckBusyChk_A 001161874828123600
tb.dut.u_reg.u_com_pre_det_ctl_3_cdc.SrcBusyKnown_A 001161874828116143642100
tb.dut.u_reg.u_com_pre_det_ctl_3_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001161874828123600
tb.dut.u_reg.u_com_pre_det_ctl_3_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 008150300123600
tb.dut.u_reg.u_com_pre_det_ctl_3_cdc.u_src_to_dst_req.DstPulseCheck_A 008150300117900
tb.dut.u_reg.u_com_pre_det_ctl_3_cdc.u_src_to_dst_req.SrcPulseCheck_M 001161874828124600
tb.dut.u_reg.u_com_pre_sel_ctl_0_cdc.BusySrcReqChk_A 001161874828553195500
tb.dut.u_reg.u_com_pre_sel_ctl_0_cdc.DstReqKnown_A 008150300730085400
tb.dut.u_reg.u_com_pre_sel_ctl_0_cdc.SrcAckBusyChk_A 001161874828711400
tb.dut.u_reg.u_com_pre_sel_ctl_0_cdc.SrcBusyKnown_A 001161874828116143642100
tb.dut.u_reg.u_com_pre_sel_ctl_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001161874828711400
tb.dut.u_reg.u_com_pre_sel_ctl_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 008150300711400
tb.dut.u_reg.u_com_pre_sel_ctl_0_cdc.u_src_to_dst_req.DstPulseCheck_A 008150300705900
tb.dut.u_reg.u_com_pre_sel_ctl_0_cdc.u_src_to_dst_req.SrcPulseCheck_M 001161874828712200
tb.dut.u_reg.u_com_pre_sel_ctl_1_cdc.BusySrcReqChk_A 001161874828543526900
tb.dut.u_reg.u_com_pre_sel_ctl_1_cdc.DstReqKnown_A 008150300730085400
tb.dut.u_reg.u_com_pre_sel_ctl_1_cdc.SrcAckBusyChk_A 001161874828708500
tb.dut.u_reg.u_com_pre_sel_ctl_1_cdc.SrcBusyKnown_A 001161874828116143642100
tb.dut.u_reg.u_com_pre_sel_ctl_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001161874828708500
tb.dut.u_reg.u_com_pre_sel_ctl_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 008150300708500
tb.dut.u_reg.u_com_pre_sel_ctl_1_cdc.u_src_to_dst_req.DstPulseCheck_A 008150300702700
tb.dut.u_reg.u_com_pre_sel_ctl_1_cdc.u_src_to_dst_req.SrcPulseCheck_M 001161874828709100
tb.dut.u_reg.u_com_pre_sel_ctl_2_cdc.BusySrcReqChk_A 001161874828545145400
tb.dut.u_reg.u_com_pre_sel_ctl_2_cdc.DstReqKnown_A 008150300730085400
tb.dut.u_reg.u_com_pre_sel_ctl_2_cdc.SrcAckBusyChk_A 001161874828710800
tb.dut.u_reg.u_com_pre_sel_ctl_2_cdc.SrcBusyKnown_A 001161874828116143642100
tb.dut.u_reg.u_com_pre_sel_ctl_2_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001161874828710800
tb.dut.u_reg.u_com_pre_sel_ctl_2_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 008150300710800
tb.dut.u_reg.u_com_pre_sel_ctl_2_cdc.u_src_to_dst_req.DstPulseCheck_A 008150300704900
tb.dut.u_reg.u_com_pre_sel_ctl_2_cdc.u_src_to_dst_req.SrcPulseCheck_M 001161874828711500
tb.dut.u_reg.u_com_pre_sel_ctl_3_cdc.BusySrcReqChk_A 001161874828536551400
tb.dut.u_reg.u_com_pre_sel_ctl_3_cdc.DstReqKnown_A 008150300730085400
tb.dut.u_reg.u_com_pre_sel_ctl_3_cdc.SrcAckBusyChk_A 001161874828712400
tb.dut.u_reg.u_com_pre_sel_ctl_3_cdc.SrcBusyKnown_A 001161874828116143642100
tb.dut.u_reg.u_com_pre_sel_ctl_3_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001161874828712400
tb.dut.u_reg.u_com_pre_sel_ctl_3_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 008150300712400
tb.dut.u_reg.u_com_pre_sel_ctl_3_cdc.u_src_to_dst_req.DstPulseCheck_A 008150300706300
tb.dut.u_reg.u_com_pre_sel_ctl_3_cdc.u_src_to_dst_req.SrcPulseCheck_M 001161874828713100
tb.dut.u_reg.u_com_sel_ctl_0_cdc.BusySrcReqChk_A 001161874828626443800
tb.dut.u_reg.u_com_sel_ctl_0_cdc.DstReqKnown_A 008150300730085400
tb.dut.u_reg.u_com_sel_ctl_0_cdc.SrcAckBusyChk_A 001161874828781300
tb.dut.u_reg.u_com_sel_ctl_0_cdc.SrcBusyKnown_A 001161874828116143642100
tb.dut.u_reg.u_com_sel_ctl_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001161874828781300
tb.dut.u_reg.u_com_sel_ctl_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 008150300781300
tb.dut.u_reg.u_com_sel_ctl_0_cdc.u_src_to_dst_req.DstPulseCheck_A 008150300775600
tb.dut.u_reg.u_com_sel_ctl_0_cdc.u_src_to_dst_req.SrcPulseCheck_M 001161874828782000
tb.dut.u_reg.u_com_sel_ctl_1_cdc.BusySrcReqChk_A 001161874828609105600
tb.dut.u_reg.u_com_sel_ctl_1_cdc.DstReqKnown_A 008150300730085400
tb.dut.u_reg.u_com_sel_ctl_1_cdc.SrcAckBusyChk_A 001161874828767400
tb.dut.u_reg.u_com_sel_ctl_1_cdc.SrcBusyKnown_A 001161874828116143642100
tb.dut.u_reg.u_com_sel_ctl_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001161874828767400
tb.dut.u_reg.u_com_sel_ctl_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 008150300767400
tb.dut.u_reg.u_com_sel_ctl_1_cdc.u_src_to_dst_req.DstPulseCheck_A 008150300761700
tb.dut.u_reg.u_com_sel_ctl_1_cdc.u_src_to_dst_req.SrcPulseCheck_M 001161874828768200
tb.dut.u_reg.u_com_sel_ctl_2_cdc.BusySrcReqChk_A 001161874828607158700
tb.dut.u_reg.u_com_sel_ctl_2_cdc.DstReqKnown_A 008150300730085400
tb.dut.u_reg.u_com_sel_ctl_2_cdc.SrcAckBusyChk_A 001161874828770000
tb.dut.u_reg.u_com_sel_ctl_2_cdc.SrcBusyKnown_A 001161874828116143642100
tb.dut.u_reg.u_com_sel_ctl_2_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001161874828770000
tb.dut.u_reg.u_com_sel_ctl_2_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 008150300770000
tb.dut.u_reg.u_com_sel_ctl_2_cdc.u_src_to_dst_req.DstPulseCheck_A 008150300764100
tb.dut.u_reg.u_com_sel_ctl_2_cdc.u_src_to_dst_req.SrcPulseCheck_M 001161874828770600
tb.dut.u_reg.u_com_sel_ctl_3_cdc.BusySrcReqChk_A 001161874828602501600
tb.dut.u_reg.u_com_sel_ctl_3_cdc.DstReqKnown_A 008150300730085400
tb.dut.u_reg.u_com_sel_ctl_3_cdc.SrcAckBusyChk_A 001161874828773300
tb.dut.u_reg.u_com_sel_ctl_3_cdc.SrcBusyKnown_A 001161874828116143642100
tb.dut.u_reg.u_com_sel_ctl_3_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001161874828773300
tb.dut.u_reg.u_com_sel_ctl_3_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 008150300773300
tb.dut.u_reg.u_com_sel_ctl_3_cdc.u_src_to_dst_req.DstPulseCheck_A 008150300767700
tb.dut.u_reg.u_com_sel_ctl_3_cdc.u_src_to_dst_req.SrcPulseCheck_M 001161874828774000
tb.dut.u_reg.u_ec_rst_ctl_cdc.BusySrcReqChk_A 001161874828181545100
tb.dut.u_reg.u_ec_rst_ctl_cdc.DstReqKnown_A 008150300730085400
tb.dut.u_reg.u_ec_rst_ctl_cdc.SrcAckBusyChk_A 001161874828199400
tb.dut.u_reg.u_ec_rst_ctl_cdc.SrcBusyKnown_A 001161874828116143642100
tb.dut.u_reg.u_ec_rst_ctl_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001161874828199400
tb.dut.u_reg.u_ec_rst_ctl_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 008150300199400
tb.dut.u_reg.u_ec_rst_ctl_cdc.u_src_to_dst_req.DstPulseCheck_A 008150300193900
tb.dut.u_reg.u_ec_rst_ctl_cdc.u_src_to_dst_req.SrcPulseCheck_M 001161874828200000
tb.dut.u_reg.u_key_intr_ctl_cdc.BusySrcReqChk_A 001161874828103355200
tb.dut.u_reg.u_key_intr_ctl_cdc.DstReqKnown_A 008150300730085400
tb.dut.u_reg.u_key_intr_ctl_cdc.SrcAckBusyChk_A 001161874828109800
tb.dut.u_reg.u_key_intr_ctl_cdc.SrcBusyKnown_A 001161874828116143642100
tb.dut.u_reg.u_key_intr_ctl_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001161874828109800
tb.dut.u_reg.u_key_intr_ctl_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 008150300109800
tb.dut.u_reg.u_key_intr_ctl_cdc.u_src_to_dst_req.DstPulseCheck_A 008150300104000
tb.dut.u_reg.u_key_intr_ctl_cdc.u_src_to_dst_req.SrcPulseCheck_M 001161874828110400
tb.dut.u_reg.u_key_intr_debounce_ctl_cdc.BusySrcReqChk_A 001161874828188460400
tb.dut.u_reg.u_key_intr_debounce_ctl_cdc.DstReqKnown_A 008150300730085400
tb.dut.u_reg.u_key_intr_debounce_ctl_cdc.SrcAckBusyChk_A 001161874828206600
tb.dut.u_reg.u_key_intr_debounce_ctl_cdc.SrcBusyKnown_A 001161874828116143642100
tb.dut.u_reg.u_key_intr_debounce_ctl_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001161874828206600
tb.dut.u_reg.u_key_intr_debounce_ctl_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 008150300206600
tb.dut.u_reg.u_key_intr_debounce_ctl_cdc.u_src_to_dst_req.DstPulseCheck_A 008150300201200
tb.dut.u_reg.u_key_intr_debounce_ctl_cdc.u_src_to_dst_req.SrcPulseCheck_M 001161874828207300
tb.dut.u_reg.u_key_invert_ctl_cdc.BusySrcReqChk_A 001161874828277806600
tb.dut.u_reg.u_key_invert_ctl_cdc.DstReqKnown_A 008150300730085400
tb.dut.u_reg.u_key_invert_ctl_cdc.SrcAckBusyChk_A 001161874828301900
tb.dut.u_reg.u_key_invert_ctl_cdc.SrcBusyKnown_A 001161874828116143642100
tb.dut.u_reg.u_key_invert_ctl_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001161874828301900
tb.dut.u_reg.u_key_invert_ctl_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 008150300301900
tb.dut.u_reg.u_key_invert_ctl_cdc.u_src_to_dst_req.DstPulseCheck_A 008150300296200
tb.dut.u_reg.u_key_invert_ctl_cdc.u_src_to_dst_req.SrcPulseCheck_M 001161874828302500
tb.dut.u_reg.u_pin_allowed_ctl_cdc.BusySrcReqChk_A 001161874828528521200
tb.dut.u_reg.u_pin_allowed_ctl_cdc.DstReqKnown_A 008150300730085400
tb.dut.u_reg.u_pin_allowed_ctl_cdc.SrcAckBusyChk_A 001161874828663200
tb.dut.u_reg.u_pin_allowed_ctl_cdc.SrcBusyKnown_A 001161874828116143642100
tb.dut.u_reg.u_pin_allowed_ctl_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001161874828663200
tb.dut.u_reg.u_pin_allowed_ctl_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 008150300663200
tb.dut.u_reg.u_pin_allowed_ctl_cdc.u_src_to_dst_req.DstPulseCheck_A 008150300657900
tb.dut.u_reg.u_pin_allowed_ctl_cdc.u_src_to_dst_req.SrcPulseCheck_M 001161874828664300
tb.dut.u_reg.u_pin_out_ctl_cdc.BusySrcReqChk_A 001161874828638021500
tb.dut.u_reg.u_pin_out_ctl_cdc.DstReqKnown_A 008150300730085400
tb.dut.u_reg.u_pin_out_ctl_cdc.SrcAckBusyChk_A 001161874828777200
tb.dut.u_reg.u_pin_out_ctl_cdc.SrcBusyKnown_A 001161874828116143642100
tb.dut.u_reg.u_pin_out_ctl_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001161874828777200
tb.dut.u_reg.u_pin_out_ctl_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 008150300777200
tb.dut.u_reg.u_pin_out_ctl_cdc.u_src_to_dst_req.DstPulseCheck_A 008150300771600
tb.dut.u_reg.u_pin_out_ctl_cdc.u_src_to_dst_req.SrcPulseCheck_M 001161874828778200
tb.dut.u_reg.u_pin_out_value_cdc.BusySrcReqChk_A 001161874828519660300
tb.dut.u_reg.u_pin_out_value_cdc.DstReqKnown_A 008150300730085400
tb.dut.u_reg.u_pin_out_value_cdc.SrcAckBusyChk_A 001161874828650000
tb.dut.u_reg.u_pin_out_value_cdc.SrcBusyKnown_A 001161874828116143642100
tb.dut.u_reg.u_pin_out_value_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001161874828650000
tb.dut.u_reg.u_pin_out_value_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 008150300650000
tb.dut.u_reg.u_pin_out_value_cdc.u_src_to_dst_req.DstPulseCheck_A 008150300644300
tb.dut.u_reg.u_pin_out_value_cdc.u_src_to_dst_req.SrcPulseCheck_M 001161874828651000
tb.dut.u_reg.u_reg_if.AllowedLatency_A 0091191100
tb.dut.u_reg.u_reg_if.MatchedWidthAssert 0091191100
tb.dut.u_reg.u_reg_if.u_err.dataWidthOnly32_A 0091191100
tb.dut.u_reg.u_reg_if.u_rsp_intg_gen.DataWidthCheck_A 0091191100
tb.dut.u_reg.u_reg_if.u_rsp_intg_gen.PayLoadWidthCheck 0091191100
tb.dut.u_reg.u_rsp_intg_gen.DataWidthCheck_A 0091191100
tb.dut.u_reg.u_rsp_intg_gen.PayLoadWidthCheck 0091191100
tb.dut.u_reg.u_ulp_ac_debounce_ctl_cdc.BusySrcReqChk_A 001161874828106165600
tb.dut.u_reg.u_ulp_ac_debounce_ctl_cdc.DstReqKnown_A 008150300730085400
tb.dut.u_reg.u_ulp_ac_debounce_ctl_cdc.SrcAckBusyChk_A 001161874828109700
tb.dut.u_reg.u_ulp_ac_debounce_ctl_cdc.SrcBusyKnown_A 001161874828116143642100
tb.dut.u_reg.u_ulp_ac_debounce_ctl_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001161874828109700
tb.dut.u_reg.u_ulp_ac_debounce_ctl_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 008150300109700
tb.dut.u_reg.u_ulp_ac_debounce_ctl_cdc.u_src_to_dst_req.DstPulseCheck_A 008150300104100
tb.dut.u_reg.u_ulp_ac_debounce_ctl_cdc.u_src_to_dst_req.SrcPulseCheck_M 001161874828110400
tb.dut.u_reg.u_ulp_ctl_cdc.BusySrcReqChk_A 001161874828101837600
tb.dut.u_reg.u_ulp_ctl_cdc.DstReqKnown_A 008150300730085400
tb.dut.u_reg.u_ulp_ctl_cdc.SrcAckBusyChk_A 001161874828106500
tb.dut.u_reg.u_ulp_ctl_cdc.SrcBusyKnown_A 001161874828116143642100
tb.dut.u_reg.u_ulp_ctl_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001161874828106500
tb.dut.u_reg.u_ulp_ctl_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 008150300106500
tb.dut.u_reg.u_ulp_ctl_cdc.u_src_to_dst_req.DstPulseCheck_A 008150300101300
tb.dut.u_reg.u_ulp_ctl_cdc.u_src_to_dst_req.SrcPulseCheck_M 001161874828107100
tb.dut.u_reg.u_ulp_lid_debounce_ctl_cdc.BusySrcReqChk_A 001161874828104212900
tb.dut.u_reg.u_ulp_lid_debounce_ctl_cdc.DstReqKnown_A 008150300730085400
tb.dut.u_reg.u_ulp_lid_debounce_ctl_cdc.SrcAckBusyChk_A 001161874828107900
tb.dut.u_reg.u_ulp_lid_debounce_ctl_cdc.SrcBusyKnown_A 001161874828116143642100
tb.dut.u_reg.u_ulp_lid_debounce_ctl_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001161874828107900
tb.dut.u_reg.u_ulp_lid_debounce_ctl_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 008150300107900
tb.dut.u_reg.u_ulp_lid_debounce_ctl_cdc.u_src_to_dst_req.DstPulseCheck_A 008150300102400
tb.dut.u_reg.u_ulp_lid_debounce_ctl_cdc.u_src_to_dst_req.SrcPulseCheck_M 001161874828108600
tb.dut.u_reg.u_ulp_pwrb_debounce_ctl_cdc.BusySrcReqChk_A 001161874828102904600
tb.dut.u_reg.u_ulp_pwrb_debounce_ctl_cdc.DstReqKnown_A 008150300730085400
tb.dut.u_reg.u_ulp_pwrb_debounce_ctl_cdc.SrcAckBusyChk_A 001161874828106900
tb.dut.u_reg.u_ulp_pwrb_debounce_ctl_cdc.SrcBusyKnown_A 001161874828116143642100
tb.dut.u_reg.u_ulp_pwrb_debounce_ctl_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001161874828106900
tb.dut.u_reg.u_ulp_pwrb_debounce_ctl_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 008150300106900
tb.dut.u_reg.u_ulp_pwrb_debounce_ctl_cdc.u_src_to_dst_req.DstPulseCheck_A 008150300101200
tb.dut.u_reg.u_ulp_pwrb_debounce_ctl_cdc.u_src_to_dst_req.SrcPulseCheck_M 001161874828107500
tb.dut.u_reg.u_wkup_status_cdc.BusySrcReqChk_A 001161874828105536600
tb.dut.u_reg.u_wkup_status_cdc.DstReqKnown_A 008150300730085400
tb.dut.u_reg.u_wkup_status_cdc.SrcAckBusyChk_A 001161874828117300
tb.dut.u_reg.u_wkup_status_cdc.SrcBusyKnown_A 001161874828116143642100
tb.dut.u_reg.u_wkup_status_cdc.u_arb.gen_wr_req.DstUpdateReqCheck_A 0081503007790911
tb.dut.u_reg.u_wkup_status_cdc.u_arb.gen_wr_req.HwIdSelCheck_A 00815030077900
tb.dut.u_reg.u_wkup_status_cdc.u_arb.gen_wr_req.u_dst_update_sync.SyncReqAckAckNeedsReq 001161874828195200
tb.dut.u_reg.u_wkup_status_cdc.u_arb.gen_wr_req.u_dst_update_sync.SyncReqAckHoldReq 008150300104900
tb.dut.u_reg.u_wkup_status_cdc.u_src_to_dst_req.DstPulseCheck_A 008150300111900
tb.dut.u_reg.u_wkup_status_cdc.u_src_to_dst_req.SrcPulseCheck_M 001161874828118000
tb.dut.u_reg.wePulse 00116187482812806400
tb.dut.u_sysrst_ctrl_autoblock.u_sysrst_ctrl_detect.CntClr_A 00788638527800
tb.dut.u_sysrst_ctrl_autoblock.u_sysrst_ctrl_detect.CntIncr_A 00788638518475000
tb.dut.u_sysrst_ctrl_autoblock.u_sysrst_ctrl_detect.CntNoWrap_A 007886385722955200
tb.dut.u_sysrst_ctrl_autoblock.u_sysrst_ctrl_detect.DetectStDropOut_A 007886385200
tb.dut.u_sysrst_ctrl_autoblock.u_sysrst_ctrl_detect.DetectedOut_A 00788638579400
tb.dut.u_sysrst_ctrl_autoblock.u_sysrst_ctrl_detect.DetectedPulseOut_A 00788638512600
tb.dut.u_sysrst_ctrl_autoblock.u_sysrst_ctrl_detect.DisabledIdleSt_A 007886385703851400
tb.dut.u_sysrst_ctrl_autoblock.u_sysrst_ctrl_detect.DisabledNoDetection_A 007886385704081600
tb.dut.u_sysrst_ctrl_autoblock.u_sysrst_ctrl_detect.EnterDebounceSt_A 00788638515400
tb.dut.u_sysrst_ctrl_autoblock.u_sysrst_ctrl_detect.EnterDetectSt_A 00788638512800
Go next page
0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%