Module Definition
dashboard | hierarchy | modlist | groups | tests | asserts



Module Instance : tb.dut.u_reg.u_rsp_intg_gen.gen_rsp_intg.u_rsp_gen

Instance :
SCORELINECONDTOGGLEFSMBRANCHASSERT
100.00 100.00


Instance's subtree :
SCORELINECONDTOGGLEFSMBRANCHASSERT
100.00 100.00


Parent :
SCORELINECONDTOGGLEFSMBRANCHASSERTNAME
100.00 100.00 100.00 u_rsp_intg_gen


Subtrees :
NAMESCORELINECONDTOGGLEFSMBRANCHASSERT
no children


Since this is the module's only instance, the coverage report is the same as for the module.
Line Coverage for Module : prim_secded_inv_64_57_enc
Line No.TotalCoveredPercent
TOTAL99100.00
ALWAYS1399100.00

12 always_comb begin : p_encode 13 1/1 data_o = 64'(data_i); Tests: T4 T5 T6  14 1/1 data_o[57] = ^(data_o & 64'h0103FFF800007FFF); Tests: T4 T5 T6  15 1/1 data_o[58] = ^(data_o & 64'h017C1FF801FF801F); Tests: T4 T5 T6  16 1/1 data_o[59] = ^(data_o & 64'h01BDE1F87E0781E1); Tests: T4 T5 T6  17 1/1 data_o[60] = ^(data_o & 64'h01DEEE3B8E388E22); Tests: T4 T5 T6  18 1/1 data_o[61] = ^(data_o & 64'h01EF76CDB2C93244); Tests: T4 T5 T6  19 1/1 data_o[62] = ^(data_o & 64'h01F7BB56D5525488); Tests: T4 T5 T6  20 1/1 data_o[63] = ^(data_o & 64'h01FBDDA769A46910); Tests: T4 T5 T6  21 1/1 data_o ^= 64'h5400000000000000; Tests: T4 T5 T6 
0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%