Module Definition
dashboard | hierarchy | modlist | groups | tests | asserts



Module Instance : tb.dut.top_earlgrey.u_rv_core_ibex.u_prim_sync_reqack_data

Instance :
SCORELINECONDTOGGLEFSMBRANCHASSERT
100.00 100.00 100.00


Instance's subtree :
SCORELINECONDTOGGLEFSMBRANCHASSERT
91.67 100.00 66.67 100.00 100.00


Parent :
SCORELINECONDTOGGLEFSMBRANCHASSERTNAME
90.79 96.47 89.29 100.00 100.00 68.18 u_rv_core_ibex


Subtrees :
NAMESCORELINECONDTOGGLEFSMBRANCHASSERT
u_prim_sync_reqack 91.67 100.00 66.67 100.00 100.00



Module Instance : tb.dut.top_earlgrey.u_rv_core_ibex.u_edn_if.u_prim_sync_reqack_data

Instance :
SCORELINECONDTOGGLEFSMBRANCHASSERT
100.00 100.00 100.00


Instance's subtree :
SCORELINECONDTOGGLEFSMBRANCHASSERT
91.67 100.00 66.67 100.00 100.00


Parent :
SCORELINECONDTOGGLEFSMBRANCHASSERTNAME
96.15 100.00 84.62 100.00 100.00 u_edn_if


Subtrees :
NAMESCORELINECONDTOGGLEFSMBRANCHASSERT
u_prim_sync_reqack 91.67 100.00 66.67 100.00 100.00

Line Coverage for Module : prim_sync_reqack_data
Line No.TotalCoveredPercent
TOTAL11100.00
CONT_ASSIGN9311100.00
CONT_ASSIGN15300
CONT_ASSIGN15600
ALWAYS15900
WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_prim_all_0.1/rtl/prim_sync_reqack_data.sv' or '../src/lowrisc_prim_all_0.1/rtl/prim_sync_reqack_data.sv' was not found, so annotated line coverage report could not be generated.
Line No.CoveredStatements
93 1 1
153 unreachable
156 unreachable
159 unreachable
160 unreachable
162 unreachable


Assert Coverage for Module : prim_sync_reqack_data
TotalAttemptedPercentSucceeded/MatchedPercent
Assertions 2 2 100.00 2 100.00
Cover properties 0 0 0
Cover sequences 0 0 0
Total 2 2 100.00 2 100.00




Assertion Details

NameAttemptsReal SuccessesFailuresIncomplete
gen_assert_data_dst2src.SyncReqAckDataHoldDst2SrcA 774733122 3107 0 0
gen_assert_data_dst2src.SyncReqAckDataHoldDst2SrcB 774733122 3107 0 0


gen_assert_data_dst2src.SyncReqAckDataHoldDst2SrcA
NameAttemptsReal SuccessesFailuresIncomplete
Total 774733122 3107 0 0
T1 64887 1 0 0
T2 228578 1 0 0
T3 338069 2 0 0
T30 414871 3 0 0
T31 228707 4 0 0
T41 773058 0 0 0
T60 107484 2 0 0
T64 520768 4 0 0
T65 161886 2 0 0
T66 548752 0 0 0
T72 100376 0 0 0
T82 489246 0 0 0
T89 279912 1 0 0
T90 266189 2 0 0
T141 609528 0 0 0
T169 91984 4 0 0
T171 0 9 0 0
T172 0 4 0 0
T178 67647 0 0 0
T197 151065 0 0 0
T228 231483 0 0 0
T272 0 9 0 0
T273 0 4 0 0
T274 0 10 0 0
T275 161528 0 0 0

gen_assert_data_dst2src.SyncReqAckDataHoldDst2SrcB
NameAttemptsReal SuccessesFailuresIncomplete
Total 774733122 3107 0 0
T1 64887 1 0 0
T2 228578 1 0 0
T3 338069 2 0 0
T30 414871 3 0 0
T31 228707 4 0 0
T41 773058 0 0 0
T60 107484 2 0 0
T64 520768 4 0 0
T65 161886 2 0 0
T66 548752 0 0 0
T72 100376 0 0 0
T82 489246 0 0 0
T89 279912 1 0 0
T90 266189 2 0 0
T141 609528 0 0 0
T169 91984 4 0 0
T171 0 9 0 0
T172 0 4 0 0
T178 67647 0 0 0
T197 151065 0 0 0
T228 231483 0 0 0
T272 0 9 0 0
T273 0 4 0 0
T274 0 10 0 0
T275 161528 0 0 0

Line Coverage for Instance : tb.dut.top_earlgrey.u_rv_core_ibex.u_prim_sync_reqack_data
Line No.TotalCoveredPercent
TOTAL11100.00
CONT_ASSIGN9311100.00
CONT_ASSIGN15300
CONT_ASSIGN15600
ALWAYS15900
WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_prim_all_0.1/rtl/prim_sync_reqack_data.sv' or '../src/lowrisc_prim_all_0.1/rtl/prim_sync_reqack_data.sv' was not found, so annotated line coverage report could not be generated.
Line No.CoveredStatements
93 1 1
153 unreachable
156 unreachable
159 unreachable
160 unreachable
162 unreachable


Assert Coverage for Instance : tb.dut.top_earlgrey.u_rv_core_ibex.u_prim_sync_reqack_data
TotalAttemptedPercentSucceeded/MatchedPercent
Assertions 2 2 100.00 2 100.00
Cover properties 0 0 0
Cover sequences 0 0 0
Total 2 2 100.00 2 100.00




Assertion Details

NameAttemptsReal SuccessesFailuresIncomplete
gen_assert_data_dst2src.SyncReqAckDataHoldDst2SrcA 387366561 40 0 0
gen_assert_data_dst2src.SyncReqAckDataHoldDst2SrcB 387366561 40 0 0


gen_assert_data_dst2src.SyncReqAckDataHoldDst2SrcA
NameAttemptsReal SuccessesFailuresIncomplete
Total 387366561 40 0 0
T41 773058 0 0 0
T66 548752 0 0 0
T72 100376 0 0 0
T82 489246 0 0 0
T141 609528 0 0 0
T169 91984 4 0 0
T171 0 9 0 0
T172 0 4 0 0
T178 67647 0 0 0
T197 151065 0 0 0
T228 231483 0 0 0
T272 0 9 0 0
T273 0 4 0 0
T274 0 10 0 0
T275 161528 0 0 0

gen_assert_data_dst2src.SyncReqAckDataHoldDst2SrcB
NameAttemptsReal SuccessesFailuresIncomplete
Total 387366561 40 0 0
T41 773058 0 0 0
T66 548752 0 0 0
T72 100376 0 0 0
T82 489246 0 0 0
T141 609528 0 0 0
T169 91984 4 0 0
T171 0 9 0 0
T172 0 4 0 0
T178 67647 0 0 0
T197 151065 0 0 0
T228 231483 0 0 0
T272 0 9 0 0
T273 0 4 0 0
T274 0 10 0 0
T275 161528 0 0 0

Line Coverage for Instance : tb.dut.top_earlgrey.u_rv_core_ibex.u_edn_if.u_prim_sync_reqack_data
Line No.TotalCoveredPercent
TOTAL11100.00
CONT_ASSIGN9311100.00
CONT_ASSIGN15300
CONT_ASSIGN15600
ALWAYS15900
WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_prim_all_0.1/rtl/prim_sync_reqack_data.sv' or '../src/lowrisc_prim_all_0.1/rtl/prim_sync_reqack_data.sv' was not found, so annotated line coverage report could not be generated.
Line No.CoveredStatements
93 1 1
153 unreachable
156 unreachable
159 unreachable
160 unreachable
162 unreachable


Assert Coverage for Instance : tb.dut.top_earlgrey.u_rv_core_ibex.u_edn_if.u_prim_sync_reqack_data
TotalAttemptedPercentSucceeded/MatchedPercent
Assertions 2 2 100.00 2 100.00
Cover properties 0 0 0
Cover sequences 0 0 0
Total 2 2 100.00 2 100.00




Assertion Details

NameAttemptsReal SuccessesFailuresIncomplete
gen_assert_data_dst2src.SyncReqAckDataHoldDst2SrcA 387366561 3067 0 0
gen_assert_data_dst2src.SyncReqAckDataHoldDst2SrcB 387366561 3067 0 0


gen_assert_data_dst2src.SyncReqAckDataHoldDst2SrcA
NameAttemptsReal SuccessesFailuresIncomplete
Total 387366561 3067 0 0
T1 64887 1 0 0
T2 228578 1 0 0
T3 338069 2 0 0
T30 414871 3 0 0
T31 228707 4 0 0
T60 107484 2 0 0
T64 520768 4 0 0
T65 161886 2 0 0
T89 279912 1 0 0
T90 266189 2 0 0

gen_assert_data_dst2src.SyncReqAckDataHoldDst2SrcB
NameAttemptsReal SuccessesFailuresIncomplete
Total 387366561 3067 0 0
T1 64887 1 0 0
T2 228578 1 0 0
T3 338069 2 0 0
T30 414871 3 0 0
T31 228707 4 0 0
T60 107484 2 0 0
T64 520768 4 0 0
T65 161886 2 0 0
T89 279912 1 0 0
T90 266189 2 0 0

0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%