Module Definition
dashboard | hierarchy | modlist | groups | tests | asserts

Module : rv_plic
SCORELINECONDTOGGLEFSMBRANCHASSERT
89.40 99.64 66.67 90.68 100.00 90.00

Source File(s) :
/workspace/default/sim-vcs/../src/lowrisc_opentitan_top_earlgrey_rv_plic_0/rtl/rv_plic.sv

Module self-instances :
NAMESCORELINECONDTOGGLEFSMBRANCHASSERT
tb.dut.top_earlgrey.u_rv_plic 89.40 99.64 66.67 90.68 100.00 90.00



Module Instance : tb.dut.top_earlgrey.u_rv_plic

Instance :
SCORELINECONDTOGGLEFSMBRANCHASSERT
89.40 99.64 66.67 90.68 100.00 90.00


Instance's subtree :
SCORELINECONDTOGGLEFSMBRANCHASSERT
91.48 93.77 83.59 90.98 92.62 96.43


Parent :
SCORELINECONDTOGGLEFSMBRANCHASSERTNAME
92.87 90.68 87.93 100.00 top_earlgrey


Subtrees :
NAMESCORELINECONDTOGGLEFSMBRANCHASSERT
gen_alert_tx[0].u_prim_alert_sender 100.00 100.00
gen_target[0].u_target 91.37 88.57 76.90 100.00 100.00
u_gateway 75.00 100.00 25.00 100.00
u_prim_flop_2sync 100.00 100.00 100.00
u_reg 93.02 94.24 87.88 89.97 100.00


Since this is the module's only instance, the coverage report is the same as for the module.
Line Coverage for Module : rv_plic
Line No.TotalCoveredPercent
TOTAL56356199.64
CONT_ASSIGN7411100.00
ALWAYS7744100.00
ALWAYS8344100.00
CONT_ASSIGN9911100.00
CONT_ASSIGN10011100.00
CONT_ASSIGN10111100.00
CONT_ASSIGN10211100.00
CONT_ASSIGN10311100.00
CONT_ASSIGN10411100.00
CONT_ASSIGN10511100.00
CONT_ASSIGN10611100.00
CONT_ASSIGN10711100.00
CONT_ASSIGN10811100.00
CONT_ASSIGN10911100.00
CONT_ASSIGN11011100.00
CONT_ASSIGN11111100.00
CONT_ASSIGN11211100.00
CONT_ASSIGN11311100.00
CONT_ASSIGN11411100.00
CONT_ASSIGN11511100.00
CONT_ASSIGN11611100.00
CONT_ASSIGN11711100.00
CONT_ASSIGN11811100.00
CONT_ASSIGN11911100.00
CONT_ASSIGN12011100.00
CONT_ASSIGN12111100.00
CONT_ASSIGN12211100.00
CONT_ASSIGN12311100.00
CONT_ASSIGN12411100.00
CONT_ASSIGN12511100.00
CONT_ASSIGN12611100.00
CONT_ASSIGN12711100.00
CONT_ASSIGN12811100.00
CONT_ASSIGN12911100.00
CONT_ASSIGN13011100.00
CONT_ASSIGN13111100.00
CONT_ASSIGN13211100.00
CONT_ASSIGN13311100.00
CONT_ASSIGN13411100.00
CONT_ASSIGN13511100.00
CONT_ASSIGN13611100.00
CONT_ASSIGN13711100.00
CONT_ASSIGN13811100.00
CONT_ASSIGN13911100.00
CONT_ASSIGN14011100.00
CONT_ASSIGN14111100.00
CONT_ASSIGN14211100.00
CONT_ASSIGN14311100.00
CONT_ASSIGN14411100.00
CONT_ASSIGN14511100.00
CONT_ASSIGN14611100.00
CONT_ASSIGN14711100.00
CONT_ASSIGN14811100.00
CONT_ASSIGN14911100.00
CONT_ASSIGN15011100.00
CONT_ASSIGN15111100.00
CONT_ASSIGN15211100.00
CONT_ASSIGN15311100.00
CONT_ASSIGN15411100.00
CONT_ASSIGN15511100.00
CONT_ASSIGN15611100.00
CONT_ASSIGN15711100.00
CONT_ASSIGN15811100.00
CONT_ASSIGN15911100.00
CONT_ASSIGN16011100.00
CONT_ASSIGN16111100.00
CONT_ASSIGN16211100.00
CONT_ASSIGN16311100.00
CONT_ASSIGN16411100.00
CONT_ASSIGN16511100.00
CONT_ASSIGN16611100.00
CONT_ASSIGN16711100.00
CONT_ASSIGN16811100.00
CONT_ASSIGN16911100.00
CONT_ASSIGN17011100.00
CONT_ASSIGN17111100.00
CONT_ASSIGN17211100.00
CONT_ASSIGN17311100.00
CONT_ASSIGN17411100.00
CONT_ASSIGN17511100.00
CONT_ASSIGN17611100.00
CONT_ASSIGN17711100.00
CONT_ASSIGN17811100.00
CONT_ASSIGN17911100.00
CONT_ASSIGN18011100.00
CONT_ASSIGN18111100.00
CONT_ASSIGN18211100.00
CONT_ASSIGN18311100.00
CONT_ASSIGN18411100.00
CONT_ASSIGN18511100.00
CONT_ASSIGN18611100.00
CONT_ASSIGN18711100.00
CONT_ASSIGN18811100.00
CONT_ASSIGN18911100.00
CONT_ASSIGN19011100.00
CONT_ASSIGN19111100.00
CONT_ASSIGN19211100.00
CONT_ASSIGN19311100.00
CONT_ASSIGN19411100.00
CONT_ASSIGN19511100.00
CONT_ASSIGN19611100.00
CONT_ASSIGN19711100.00
CONT_ASSIGN19811100.00
CONT_ASSIGN19911100.00
CONT_ASSIGN20011100.00
CONT_ASSIGN20111100.00
CONT_ASSIGN20211100.00
CONT_ASSIGN20311100.00
CONT_ASSIGN20411100.00
CONT_ASSIGN20511100.00
CONT_ASSIGN20611100.00
CONT_ASSIGN20711100.00
CONT_ASSIGN20811100.00
CONT_ASSIGN20911100.00
CONT_ASSIGN21011100.00
CONT_ASSIGN21111100.00
CONT_ASSIGN21211100.00
CONT_ASSIGN21311100.00
CONT_ASSIGN21411100.00
CONT_ASSIGN21511100.00
CONT_ASSIGN21611100.00
CONT_ASSIGN21711100.00
CONT_ASSIGN21811100.00
CONT_ASSIGN21911100.00
CONT_ASSIGN22011100.00
CONT_ASSIGN22111100.00
CONT_ASSIGN22211100.00
CONT_ASSIGN22311100.00
CONT_ASSIGN22411100.00
CONT_ASSIGN22511100.00
CONT_ASSIGN22611100.00
CONT_ASSIGN22711100.00
CONT_ASSIGN22811100.00
CONT_ASSIGN22911100.00
CONT_ASSIGN23011100.00
CONT_ASSIGN23111100.00
CONT_ASSIGN23211100.00
CONT_ASSIGN23311100.00
CONT_ASSIGN23411100.00
CONT_ASSIGN23511100.00
CONT_ASSIGN23611100.00
CONT_ASSIGN23711100.00
CONT_ASSIGN23811100.00
CONT_ASSIGN23911100.00
CONT_ASSIGN24011100.00
CONT_ASSIGN24111100.00
CONT_ASSIGN24211100.00
CONT_ASSIGN24311100.00
CONT_ASSIGN24411100.00
CONT_ASSIGN24511100.00
CONT_ASSIGN24611100.00
CONT_ASSIGN24711100.00
CONT_ASSIGN24811100.00
CONT_ASSIGN24911100.00
CONT_ASSIGN25011100.00
CONT_ASSIGN25111100.00
CONT_ASSIGN25211100.00
CONT_ASSIGN25311100.00
CONT_ASSIGN25411100.00
CONT_ASSIGN25511100.00
CONT_ASSIGN25611100.00
CONT_ASSIGN25711100.00
CONT_ASSIGN25811100.00
CONT_ASSIGN25911100.00
CONT_ASSIGN26011100.00
CONT_ASSIGN26111100.00
CONT_ASSIGN26211100.00
CONT_ASSIGN26311100.00
CONT_ASSIGN26411100.00
CONT_ASSIGN26511100.00
CONT_ASSIGN26611100.00
CONT_ASSIGN26711100.00
CONT_ASSIGN26811100.00
CONT_ASSIGN26911100.00
CONT_ASSIGN27011100.00
CONT_ASSIGN27111100.00
CONT_ASSIGN27211100.00
CONT_ASSIGN27311100.00
CONT_ASSIGN27411100.00
CONT_ASSIGN27511100.00
CONT_ASSIGN27611100.00
CONT_ASSIGN27711100.00
CONT_ASSIGN27811100.00
CONT_ASSIGN27911100.00
CONT_ASSIGN28011100.00
CONT_ASSIGN28611100.00
CONT_ASSIGN28611100.00
CONT_ASSIGN28611100.00
CONT_ASSIGN28611100.00
CONT_ASSIGN28611100.00
CONT_ASSIGN28611100.00
CONT_ASSIGN28611100.00
CONT_ASSIGN28611100.00
CONT_ASSIGN28611100.00
CONT_ASSIGN28611100.00
CONT_ASSIGN28611100.00
CONT_ASSIGN28611100.00
CONT_ASSIGN28611100.00
CONT_ASSIGN28611100.00
CONT_ASSIGN28611100.00
CONT_ASSIGN28611100.00
CONT_ASSIGN28611100.00
CONT_ASSIGN28611100.00
CONT_ASSIGN28611100.00
CONT_ASSIGN28611100.00
CONT_ASSIGN28611100.00
CONT_ASSIGN28611100.00
CONT_ASSIGN28611100.00
CONT_ASSIGN28611100.00
CONT_ASSIGN28611100.00
CONT_ASSIGN28611100.00
CONT_ASSIGN28611100.00
CONT_ASSIGN28611100.00
CONT_ASSIGN28611100.00
CONT_ASSIGN28611100.00
CONT_ASSIGN28611100.00
CONT_ASSIGN28611100.00
CONT_ASSIGN28611100.00
CONT_ASSIGN28611100.00
CONT_ASSIGN28611100.00
CONT_ASSIGN28611100.00
CONT_ASSIGN28611100.00
CONT_ASSIGN28611100.00
CONT_ASSIGN28611100.00
CONT_ASSIGN28611100.00
CONT_ASSIGN28611100.00
CONT_ASSIGN28611100.00
CONT_ASSIGN28611100.00
CONT_ASSIGN28611100.00
CONT_ASSIGN28611100.00
CONT_ASSIGN28611100.00
CONT_ASSIGN28611100.00
CONT_ASSIGN28611100.00
CONT_ASSIGN28611100.00
CONT_ASSIGN28611100.00
CONT_ASSIGN28611100.00
CONT_ASSIGN28611100.00
CONT_ASSIGN28611100.00
CONT_ASSIGN28611100.00
CONT_ASSIGN28611100.00
CONT_ASSIGN28611100.00
CONT_ASSIGN28611100.00
CONT_ASSIGN28611100.00
CONT_ASSIGN28611100.00
CONT_ASSIGN28611100.00
CONT_ASSIGN28611100.00
CONT_ASSIGN28611100.00
CONT_ASSIGN28611100.00
CONT_ASSIGN28611100.00
CONT_ASSIGN28611100.00
CONT_ASSIGN28611100.00
CONT_ASSIGN28611100.00
CONT_ASSIGN28611100.00
CONT_ASSIGN28611100.00
CONT_ASSIGN28611100.00
CONT_ASSIGN28611100.00
CONT_ASSIGN28611100.00
CONT_ASSIGN28611100.00
CONT_ASSIGN28611100.00
CONT_ASSIGN28611100.00
CONT_ASSIGN28611100.00
CONT_ASSIGN28611100.00
CONT_ASSIGN28611100.00
CONT_ASSIGN28611100.00
CONT_ASSIGN28611100.00
CONT_ASSIGN28611100.00
CONT_ASSIGN28611100.00
CONT_ASSIGN28611100.00
CONT_ASSIGN28611100.00
CONT_ASSIGN28611100.00
CONT_ASSIGN28611100.00
CONT_ASSIGN28611100.00
CONT_ASSIGN28611100.00
CONT_ASSIGN28611100.00
CONT_ASSIGN28611100.00
CONT_ASSIGN28611100.00
CONT_ASSIGN28611100.00
CONT_ASSIGN28611100.00
CONT_ASSIGN28611100.00
CONT_ASSIGN28611100.00
CONT_ASSIGN28611100.00
CONT_ASSIGN28611100.00
CONT_ASSIGN28611100.00
CONT_ASSIGN28611100.00
CONT_ASSIGN28611100.00
CONT_ASSIGN28611100.00
CONT_ASSIGN28611100.00
CONT_ASSIGN28611100.00
CONT_ASSIGN28611100.00
CONT_ASSIGN28611100.00
CONT_ASSIGN28611100.00
CONT_ASSIGN28611100.00
CONT_ASSIGN28611100.00
CONT_ASSIGN28611100.00
CONT_ASSIGN28611100.00
CONT_ASSIGN28611100.00
CONT_ASSIGN28611100.00
CONT_ASSIGN28611100.00
CONT_ASSIGN28611100.00
CONT_ASSIGN28611100.00
CONT_ASSIGN28611100.00
CONT_ASSIGN28611100.00
CONT_ASSIGN28611100.00
CONT_ASSIGN28611100.00
CONT_ASSIGN28611100.00
CONT_ASSIGN28611100.00
CONT_ASSIGN28611100.00
CONT_ASSIGN28611100.00
CONT_ASSIGN28611100.00
CONT_ASSIGN28611100.00
CONT_ASSIGN28611100.00
CONT_ASSIGN28611100.00
CONT_ASSIGN28611100.00
CONT_ASSIGN28611100.00
CONT_ASSIGN28611100.00
CONT_ASSIGN28611100.00
CONT_ASSIGN28611100.00
CONT_ASSIGN28611100.00
CONT_ASSIGN28611100.00
CONT_ASSIGN28611100.00
CONT_ASSIGN28611100.00
CONT_ASSIGN28611100.00
CONT_ASSIGN28611100.00
CONT_ASSIGN28611100.00
CONT_ASSIGN28611100.00
CONT_ASSIGN28611100.00
CONT_ASSIGN28611100.00
CONT_ASSIGN28611100.00
CONT_ASSIGN28611100.00
CONT_ASSIGN28611100.00
CONT_ASSIGN28611100.00
CONT_ASSIGN28611100.00
CONT_ASSIGN28611100.00
CONT_ASSIGN28611100.00
CONT_ASSIGN28611100.00
CONT_ASSIGN28611100.00
CONT_ASSIGN28611100.00
CONT_ASSIGN28611100.00
CONT_ASSIGN28611100.00
CONT_ASSIGN28611100.00
CONT_ASSIGN28611100.00
CONT_ASSIGN28611100.00
CONT_ASSIGN28611100.00
CONT_ASSIGN28611100.00
CONT_ASSIGN28611100.00
CONT_ASSIGN28611100.00
CONT_ASSIGN28611100.00
CONT_ASSIGN28611100.00
CONT_ASSIGN28611100.00
CONT_ASSIGN28611100.00
CONT_ASSIGN28611100.00
CONT_ASSIGN28611100.00
CONT_ASSIGN28611100.00
CONT_ASSIGN28611100.00
CONT_ASSIGN28611100.00
CONT_ASSIGN28611100.00
CONT_ASSIGN28611100.00
CONT_ASSIGN28611100.00
CONT_ASSIGN28611100.00
CONT_ASSIGN28611100.00
CONT_ASSIGN28611100.00
CONT_ASSIGN28611100.00
CONT_ASSIGN28611100.00
CONT_ASSIGN28611100.00
CONT_ASSIGN28611100.00
CONT_ASSIGN28611100.00
CONT_ASSIGN28611100.00
CONT_ASSIGN292100.00
CONT_ASSIGN29711100.00
CONT_ASSIGN29811100.00
CONT_ASSIGN29911100.00
CONT_ASSIGN30011100.00
CONT_ASSIGN30111100.00
CONT_ASSIGN30611100.00
CONT_ASSIGN313100.00
CONT_ASSIGN31311100.00
CONT_ASSIGN31311100.00
CONT_ASSIGN31311100.00
CONT_ASSIGN31311100.00
CONT_ASSIGN31311100.00
CONT_ASSIGN31311100.00
CONT_ASSIGN31311100.00
CONT_ASSIGN31311100.00
CONT_ASSIGN31311100.00
CONT_ASSIGN31311100.00
CONT_ASSIGN31311100.00
CONT_ASSIGN31311100.00
CONT_ASSIGN31311100.00
CONT_ASSIGN31311100.00
CONT_ASSIGN31311100.00
CONT_ASSIGN31311100.00
CONT_ASSIGN31311100.00
CONT_ASSIGN31311100.00
CONT_ASSIGN31311100.00
CONT_ASSIGN31311100.00
CONT_ASSIGN31311100.00
CONT_ASSIGN31311100.00
CONT_ASSIGN31311100.00
CONT_ASSIGN31311100.00
CONT_ASSIGN31311100.00
CONT_ASSIGN31311100.00
CONT_ASSIGN31311100.00
CONT_ASSIGN31311100.00
CONT_ASSIGN31311100.00
CONT_ASSIGN31311100.00
CONT_ASSIGN31311100.00
CONT_ASSIGN31311100.00
CONT_ASSIGN31311100.00
CONT_ASSIGN31311100.00
CONT_ASSIGN31311100.00
CONT_ASSIGN31311100.00
CONT_ASSIGN31311100.00
CONT_ASSIGN31311100.00
CONT_ASSIGN31311100.00
CONT_ASSIGN31311100.00
CONT_ASSIGN31311100.00
CONT_ASSIGN31311100.00
CONT_ASSIGN31311100.00
CONT_ASSIGN31311100.00
CONT_ASSIGN31311100.00
CONT_ASSIGN31311100.00
CONT_ASSIGN31311100.00
CONT_ASSIGN31311100.00
CONT_ASSIGN31311100.00
CONT_ASSIGN31311100.00
CONT_ASSIGN31311100.00
CONT_ASSIGN31311100.00
CONT_ASSIGN31311100.00
CONT_ASSIGN31311100.00
CONT_ASSIGN31311100.00
CONT_ASSIGN31311100.00
CONT_ASSIGN31311100.00
CONT_ASSIGN31311100.00
CONT_ASSIGN31311100.00
CONT_ASSIGN31311100.00
CONT_ASSIGN31311100.00
CONT_ASSIGN31311100.00
CONT_ASSIGN31311100.00
CONT_ASSIGN31311100.00
CONT_ASSIGN31311100.00
CONT_ASSIGN31311100.00
CONT_ASSIGN31311100.00
CONT_ASSIGN31311100.00
CONT_ASSIGN31311100.00
CONT_ASSIGN31311100.00
CONT_ASSIGN31311100.00
CONT_ASSIGN31311100.00
CONT_ASSIGN31311100.00
CONT_ASSIGN31311100.00
CONT_ASSIGN31311100.00
CONT_ASSIGN31311100.00
CONT_ASSIGN31311100.00
CONT_ASSIGN31311100.00
CONT_ASSIGN31311100.00
CONT_ASSIGN31311100.00
CONT_ASSIGN31311100.00
CONT_ASSIGN31311100.00
CONT_ASSIGN31311100.00
CONT_ASSIGN31311100.00
CONT_ASSIGN31311100.00
CONT_ASSIGN31311100.00
CONT_ASSIGN31311100.00
CONT_ASSIGN31311100.00
CONT_ASSIGN31311100.00
CONT_ASSIGN31311100.00
CONT_ASSIGN31311100.00
CONT_ASSIGN31311100.00
CONT_ASSIGN31311100.00
CONT_ASSIGN31311100.00
CONT_ASSIGN31311100.00
CONT_ASSIGN31311100.00
CONT_ASSIGN31311100.00
CONT_ASSIGN31311100.00
CONT_ASSIGN31311100.00
CONT_ASSIGN31311100.00
CONT_ASSIGN31311100.00
CONT_ASSIGN31311100.00
CONT_ASSIGN31311100.00
CONT_ASSIGN31311100.00
CONT_ASSIGN31311100.00
CONT_ASSIGN31311100.00
CONT_ASSIGN31311100.00
CONT_ASSIGN31311100.00
CONT_ASSIGN31311100.00
CONT_ASSIGN31311100.00
CONT_ASSIGN31311100.00
CONT_ASSIGN31311100.00
CONT_ASSIGN31311100.00
CONT_ASSIGN31311100.00
CONT_ASSIGN31311100.00
CONT_ASSIGN31311100.00
CONT_ASSIGN31311100.00
CONT_ASSIGN31311100.00
CONT_ASSIGN31311100.00
CONT_ASSIGN31311100.00
CONT_ASSIGN31311100.00
CONT_ASSIGN31311100.00
CONT_ASSIGN31311100.00
CONT_ASSIGN31311100.00
CONT_ASSIGN31311100.00
CONT_ASSIGN31311100.00
CONT_ASSIGN31311100.00
CONT_ASSIGN31311100.00
CONT_ASSIGN31311100.00
CONT_ASSIGN31311100.00
CONT_ASSIGN31311100.00
CONT_ASSIGN31311100.00
CONT_ASSIGN31311100.00
CONT_ASSIGN31311100.00
CONT_ASSIGN31311100.00
CONT_ASSIGN31311100.00
CONT_ASSIGN31311100.00
CONT_ASSIGN31311100.00
CONT_ASSIGN31311100.00
CONT_ASSIGN31311100.00
CONT_ASSIGN31311100.00
CONT_ASSIGN31311100.00
CONT_ASSIGN31311100.00
CONT_ASSIGN31311100.00
CONT_ASSIGN31311100.00
CONT_ASSIGN31311100.00
CONT_ASSIGN31311100.00
CONT_ASSIGN31311100.00
CONT_ASSIGN31311100.00
CONT_ASSIGN31311100.00
CONT_ASSIGN31311100.00
CONT_ASSIGN31311100.00
CONT_ASSIGN31311100.00
CONT_ASSIGN31311100.00
CONT_ASSIGN31311100.00
CONT_ASSIGN31311100.00
CONT_ASSIGN31311100.00
CONT_ASSIGN31311100.00
CONT_ASSIGN31311100.00
CONT_ASSIGN31311100.00
CONT_ASSIGN31311100.00
CONT_ASSIGN31311100.00
CONT_ASSIGN31311100.00
CONT_ASSIGN31311100.00
CONT_ASSIGN31311100.00
CONT_ASSIGN31311100.00
CONT_ASSIGN31311100.00
CONT_ASSIGN31311100.00
CONT_ASSIGN31311100.00
CONT_ASSIGN31311100.00
CONT_ASSIGN31311100.00
CONT_ASSIGN31311100.00
CONT_ASSIGN31311100.00
CONT_ASSIGN31311100.00
CONT_ASSIGN31311100.00
CONT_ASSIGN31311100.00
CONT_ASSIGN31311100.00
CONT_ASSIGN31311100.00
CONT_ASSIGN31311100.00
CONT_ASSIGN31311100.00
CONT_ASSIGN31311100.00
CONT_ASSIGN37511100.00
WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_opentitan_top_earlgrey_rv_plic_0/rtl/rv_plic.sv' or '../src/lowrisc_opentitan_top_earlgrey_rv_plic_0/rtl/rv_plic.sv' was not found, so annotated line coverage report could not be generated.
Line No.CoveredStatements
74 1 1
77 1 1
78 1 1
79 2 2
MISSING_ELSE
83 1 1
84 1 1
85 2 2
MISSING_ELSE
99 1 1
100 1 1
101 1 1
102 1 1
103 1 1
104 1 1
105 1 1
106 1 1
107 1 1
108 1 1
109 1 1
110 1 1
111 1 1
112 1 1
113 1 1
114 1 1
115 1 1
116 1 1
117 1 1
118 1 1
119 1 1
120 1 1
121 1 1
122 1 1
123 1 1
124 1 1
125 1 1
126 1 1
127 1 1
128 1 1
129 1 1
130 1 1
131 1 1
132 1 1
133 1 1
134 1 1
135 1 1
136 1 1
137 1 1
138 1 1
139 1 1
140 1 1
141 1 1
142 1 1
143 1 1
144 1 1
145 1 1
146 1 1
147 1 1
148 1 1
149 1 1
150 1 1
151 1 1
152 1 1
153 1 1
154 1 1
155 1 1
156 1 1
157 1 1
158 1 1
159 1 1
160 1 1
161 1 1
162 1 1
163 1 1
164 1 1
165 1 1
166 1 1
167 1 1
168 1 1
169 1 1
170 1 1
171 1 1
172 1 1
173 1 1
174 1 1
175 1 1
176 1 1
177 1 1
178 1 1
179 1 1
180 1 1
181 1 1
182 1 1
183 1 1
184 1 1
185 1 1
186 1 1
187 1 1
188 1 1
189 1 1
190 1 1
191 1 1
192 1 1
193 1 1
194 1 1
195 1 1
196 1 1
197 1 1
198 1 1
199 1 1
200 1 1
201 1 1
202 1 1
203 1 1
204 1 1
205 1 1
206 1 1
207 1 1
208 1 1
209 1 1
210 1 1
211 1 1
212 1 1
213 1 1
214 1 1
215 1 1
216 1 1
217 1 1
218 1 1
219 1 1
220 1 1
221 1 1
222 1 1
223 1 1
224 1 1
225 1 1
226 1 1
227 1 1
228 1 1
229 1 1
230 1 1
231 1 1
232 1 1
233 1 1
234 1 1
235 1 1
236 1 1
237 1 1
238 1 1
239 1 1
240 1 1
241 1 1
242 1 1
243 1 1
244 1 1
245 1 1
246 1 1
247 1 1
248 1 1
249 1 1
250 1 1
251 1 1
252 1 1
253 1 1
254 1 1
255 1 1
256 1 1
257 1 1
258 1 1
259 1 1
260 1 1
261 1 1
262 1 1
263 1 1
264 1 1
265 1 1
266 1 1
267 1 1
268 1 1
269 1 1
270 1 1
271 1 1
272 1 1
273 1 1
274 1 1
275 1 1
276 1 1
277 1 1
278 1 1
279 1 1
280 1 1
286 182 182
292 0 1
297 1 1
298 1 1
299 1 1
300 1 1
301 1 1
306 1 1
313 181 182
375 1 1


Cond Coverage for Module : rv_plic
TotalCoveredPercent
Conditions3266.67
Logical3266.67
Non-Logical00
Event00

 LINE       375
 SUB-EXPRESSION (reg2hw.alert_test.q & reg2hw.alert_test.qe)
                 ---------1---------   ----------2---------
-1--2-StatusTests
01Not Covered
10CoveredT4,T17,T18
11CoveredT6,T108,T64

Toggle Coverage for Module : rv_plic
TotalCoveredPercent
Totals 33 23 69.70
Total Bits 708 642 90.68
Total Bits 0->1 354 321 90.68
Total Bits 1->0 354 321 90.68

Ports 33 23 69.70
Port Bits 708 642 90.68
Port Bits 0->1 354 321 90.68
Port Bits 1->0 354 321 90.68

Port Details
NameToggleToggle 1->0TestsToggle 0->1TestsDirection
clk_i Yes Yes T4,T5,T6 Yes T4,T5,T6 INPUT
rst_ni Yes Yes T43,T18,T44 Yes T4,T5,T6 INPUT
tl_i.d_ready Yes Yes T4,T6,T17 Yes T4,T5,T6 INPUT
tl_i.a_user.data_intg[6:0] Yes Yes T4,T6,T17 Yes T4,T6,T17 INPUT
tl_i.a_user.cmd_intg[6:0] Yes Yes T4,T6,T17 Yes T4,T6,T17 INPUT
tl_i.a_user.instr_type[0] Yes Yes *T4,*T6,*T17 Yes T4,T6,T17 INPUT
tl_i.a_user.instr_type[2:1] No No No INPUT
tl_i.a_user.instr_type[3] Yes Yes T4,T6,T17 Yes T4,T6,T17 INPUT
tl_i.a_user.rsvd[4:0] Unreachable Unreachable Unreachable INPUT
tl_i.a_data[31:0] Yes Yes T4,T6,T17 Yes T4,T6,T17 INPUT
tl_i.a_mask[3:0] Yes Yes T4,T6,T17 Yes T4,T6,T17 INPUT
tl_i.a_address[1:0] No No No INPUT
tl_i.a_address[9:2] Yes Yes *T4,*T17,T18 Yes T4,T17,T18 INPUT
tl_i.a_address[11:10] No No No INPUT
tl_i.a_address[14:12] Yes Yes *T337,*T306,*T338 Yes T337,T306,T338 INPUT
tl_i.a_address[20:15] No No No INPUT
tl_i.a_address[21] Yes Yes *T4,*T17,*T18 Yes T4,T17,T18 INPUT
tl_i.a_address[25:22] No No No INPUT
tl_i.a_address[27:26] Yes Yes T6,*T108,*T257 Yes T6,T108,T257 INPUT
tl_i.a_address[29:28] Unreachable Unreachable Unreachable INPUT
tl_i.a_address[30] Yes Yes *T4,*T6,*T17 Yes T4,T6,T17 INPUT
tl_i.a_address[31] Unreachable Unreachable Unreachable INPUT
tl_i.a_source[1:0] Yes Yes *T64,*T4,*T17 Yes T64,T4,T17 INPUT
tl_i.a_source[5:2] No No No INPUT
tl_i.a_source[7:6] Unreachable Unreachable Unreachable INPUT
tl_i.a_size[0] No No No INPUT
tl_i.a_size[1] Yes Yes T4,T6,T17 Yes T4,T6,T17 INPUT
tl_i.a_param[2:0] Unreachable Unreachable Unreachable INPUT
tl_i.a_opcode[1:0] No No No INPUT
tl_i.a_opcode[2] Yes Yes T4,T17,T18 Yes T4,T17,T18 INPUT
tl_i.a_valid Yes Yes T4,T6,T17 Yes T4,T6,T17 INPUT
tl_o.a_ready Yes Yes T4,T6,T17 Yes T4,T6,T17 OUTPUT
tl_o.d_error No No No OUTPUT
tl_o.d_user.data_intg[6:0] Yes Yes T17,T18,T44 Yes T17,T18,T44 OUTPUT
tl_o.d_user.rsp_intg[1:0] Yes Yes T4,T17,T18 Yes T4,T6,T17 OUTPUT
tl_o.d_user.rsp_intg[3:2] No No No OUTPUT
tl_o.d_user.rsp_intg[5:4] Yes Yes T18,T44,T110 Yes T4,T6,T17 OUTPUT
tl_o.d_user.rsp_intg[6] No No No OUTPUT
tl_o.d_data[31:0] Yes Yes T4,T17,T18 Yes T4,T6,T17 OUTPUT
tl_o.d_sink No No No OUTPUT
tl_o.d_source[1:0] Yes Yes *T64,*T4,*T17 Yes T64,T4,T17 OUTPUT
tl_o.d_source[5:2] No No No OUTPUT
tl_o.d_source[7:6] Unreachable Unreachable Unreachable OUTPUT
tl_o.d_size[0] No No No OUTPUT
tl_o.d_size[1] Yes Yes T18,T44,T110 Yes T4,T6,T17 OUTPUT
tl_o.d_param[2:0] Unreachable Unreachable Unreachable OUTPUT
tl_o.d_opcode[0] Yes Yes *T4,*T17,*T18 Yes T4,T17,T18 OUTPUT
tl_o.d_opcode[2:1] Unreachable Unreachable Unreachable OUTPUT
tl_o.d_valid Yes Yes T4,T6,T17 Yes T4,T6,T17 OUTPUT
intr_src_i[0] Unreachable Unreachable Unreachable INPUT
intr_src_i[181:1] Yes Yes T308,T324,T298 Yes T308,T324,T298 INPUT
alert_rx_i[0].ack_n Yes Yes T4,T5,T6 Yes T4,T5,T6 INPUT
alert_rx_i[0].ack_p Yes Yes T6,T72,T115 Yes T6,T72,T115 INPUT
alert_rx_i[0].ping_n Yes Yes T72,T115,T116 Yes T72,T115,T116 INPUT
alert_rx_i[0].ping_p Yes Yes T72,T115,T116 Yes T72,T115,T116 INPUT
alert_tx_o[0].alert_n Yes Yes T4,T5,T6 Yes T4,T5,T6 OUTPUT
alert_tx_o[0].alert_p Yes Yes T6,T72,T115 Yes T6,T72,T115 OUTPUT
irq_o Yes Yes T4,T17,T18 Yes T4,T17,T18 OUTPUT
irq_id_o[0][0] Yes Yes T4,T44,T122 Yes T4,T44,T122 OUTPUT
irq_id_o[0][1] Yes Yes T17,T18,T44 Yes T17,T18,T44 OUTPUT
irq_id_o[0][2] Yes Yes T4,T18,T122 Yes T4,T18,T122 OUTPUT
irq_id_o[0][3] Yes Yes T18,T44,T110 Yes T18,T44,T110 OUTPUT
irq_id_o[0][4] Yes Yes T4,T18,T44 Yes T4,T18,T44 OUTPUT
irq_id_o[0][5] Yes Yes T17,T18,T44 Yes T17,T18,T44 OUTPUT
irq_id_o[0][6] Yes Yes T18,T44,T122 Yes T18,T44,T122 OUTPUT
irq_id_o[0][7] Yes Yes T4,T17,T123 Yes T4,T17,T123 OUTPUT
msip_o Yes Yes T257,T258,T259 Yes T257,T258,T259 OUTPUT

*Tests covering at least one bit in the range

Branch Coverage for Module : rv_plic
Line No.TotalCoveredPercent
Branches 4 4 100.00
IF 79 2 2 100.00
IF 85 2 2 100.00

WARNING: The source file /workspace/default/sim-vcs/../src/lowrisc_opentitan_top_earlgrey_rv_plic_0/rtl/rv_plic.sv' or '../src/lowrisc_opentitan_top_earlgrey_rv_plic_0/rtl/rv_plic.sv was not found/opened, so annotated branch coverage report could not be generated.

LineNo. Expression -1-: 79 if (claim_re[i])

Branches:
-1-StatusTests
1 Covered T4,T17,T18
0 Covered T4,T17,T18


LineNo. Expression -1-: 85 if (complete_we[i])

Branches:
-1-StatusTests
1 Covered T4,T17,T18
0 Covered T4,T6,T17


Assert Coverage for Module : rv_plic
TotalAttemptedPercentSucceeded/MatchedPercent
Assertions 10 10 100.00 9 90.00
Cover properties 0 0 0
Cover sequences 0 0 0
Total 10 10 100.00 9 90.00




Assertion Details

NameAttemptsReal SuccessesFailuresIncomplete
FpvSecCmBusIntegrity_A 484059368 0 0 0
FpvSecCmRegWeOnehotCheck_A 484059368 5 0 0
Irq0Tied_A 484059368 483954902 0 0
IrqKnownO_A 484059368 483954902 0 0
MsipKnownO_A 484059368 483954902 0 0
TlAReadyKnownO_A 484059368 483954902 0 0
TlDValidKnownO_A 484059368 483954902 0 0
gen_irq_id_known[0].IrqIdKnownO_A 484059368 483954902 0 0
onehot0Claim 484059368 483954902 0 0
onehot0Complete 484059368 483954902 0 0


FpvSecCmBusIntegrity_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 484059368 0 0 0

FpvSecCmRegWeOnehotCheck_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 484059368 5 0 0
T108 95284 0 0 0
T173 150173 0 0 0
T176 0 1 0 0
T184 419179 0 0 0
T246 194569 0 0 0
T273 41707 0 0 0
T339 280263 1 0 0
T340 0 1 0 0
T341 0 1 0 0
T342 0 1 0 0
T343 100516 0 0 0
T344 123237 0 0 0
T345 93727 0 0 0
T346 358128 0 0 0

Irq0Tied_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 484059368 483954902 0 0
T4 140224 140173 0 0
T5 84690 84639 0 0
T6 100784 100722 0 0
T17 104156 104105 0 0
T18 260781 260672 0 0
T19 991451 990498 0 0
T43 500350 500237 0 0
T44 288369 288260 0 0
T57 207417 207411 0 0
T117 81945 81887 0 0

IrqKnownO_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 484059368 483954902 0 0
T4 140224 140173 0 0
T5 84690 84639 0 0
T6 100784 100722 0 0
T17 104156 104105 0 0
T18 260781 260672 0 0
T19 991451 990498 0 0
T43 500350 500237 0 0
T44 288369 288260 0 0
T57 207417 207411 0 0
T117 81945 81887 0 0

MsipKnownO_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 484059368 483954902 0 0
T4 140224 140173 0 0
T5 84690 84639 0 0
T6 100784 100722 0 0
T17 104156 104105 0 0
T18 260781 260672 0 0
T19 991451 990498 0 0
T43 500350 500237 0 0
T44 288369 288260 0 0
T57 207417 207411 0 0
T117 81945 81887 0 0

TlAReadyKnownO_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 484059368 483954902 0 0
T4 140224 140173 0 0
T5 84690 84639 0 0
T6 100784 100722 0 0
T17 104156 104105 0 0
T18 260781 260672 0 0
T19 991451 990498 0 0
T43 500350 500237 0 0
T44 288369 288260 0 0
T57 207417 207411 0 0
T117 81945 81887 0 0

TlDValidKnownO_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 484059368 483954902 0 0
T4 140224 140173 0 0
T5 84690 84639 0 0
T6 100784 100722 0 0
T17 104156 104105 0 0
T18 260781 260672 0 0
T19 991451 990498 0 0
T43 500350 500237 0 0
T44 288369 288260 0 0
T57 207417 207411 0 0
T117 81945 81887 0 0

gen_irq_id_known[0].IrqIdKnownO_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 484059368 483954902 0 0
T4 140224 140173 0 0
T5 84690 84639 0 0
T6 100784 100722 0 0
T17 104156 104105 0 0
T18 260781 260672 0 0
T19 991451 990498 0 0
T43 500350 500237 0 0
T44 288369 288260 0 0
T57 207417 207411 0 0
T117 81945 81887 0 0

onehot0Claim
NameAttemptsReal SuccessesFailuresIncomplete
Total 484059368 483954902 0 0
T4 140224 140173 0 0
T5 84690 84639 0 0
T6 100784 100722 0 0
T17 104156 104105 0 0
T18 260781 260672 0 0
T19 991451 990498 0 0
T43 500350 500237 0 0
T44 288369 288260 0 0
T57 207417 207411 0 0
T117 81945 81887 0 0

onehot0Complete
NameAttemptsReal SuccessesFailuresIncomplete
Total 484059368 483954902 0 0
T4 140224 140173 0 0
T5 84690 84639 0 0
T6 100784 100722 0 0
T17 104156 104105 0 0
T18 260781 260672 0 0
T19 991451 990498 0 0
T43 500350 500237 0 0
T44 288369 288260 0 0
T57 207417 207411 0 0
T117 81945 81887 0 0

0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%