Unified Coverage Report :: Module :: prim_arbiter_fixed

Module : prim_arbiter_fixed

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
94.88	100.00	86.67			100.00	92.86

Source File(s) :
/workspace/default/sim-vcs/../src/lowrisc_prim_arbiter_0/rtl/prim_arbiter_fixed.sv

Module self-instances :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
tb.dut.top_earlgrey.u_rv_core_ibex.u_ibus_trans.u_sel_region	94.88	100.00	86.67			100.00	92.86
tb.dut.top_earlgrey.u_rv_core_ibex.u_dbus_trans.u_sel_region	94.88	100.00	86.67			100.00	92.86

---

Module Instance : tb.dut.top_earlgrey.u_rv_core_ibex.u_ibus_trans.u_sel_region

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
94.88	100.00	86.67			100.00	92.86

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
94.88	100.00	86.67			100.00	92.86

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
100.00	100.00	100.00			100.00		u_ibus_trans

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

---

Module Instance : tb.dut.top_earlgrey.u_rv_core_ibex.u_dbus_trans.u_sel_region

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
94.88	100.00	86.67			100.00	92.86

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
94.88	100.00	86.67			100.00	92.86

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
100.00	100.00	100.00			100.00		u_dbus_trans

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

Line Coverage for Module : prim_arbiter_fixed

	Line No.	Total	Covered	Percent
TOTAL		16	16	100.00
CONT_ASSIGN	85	1	1	100.00
CONT_ASSIGN	85	1	1	100.00
CONT_ASSIGN	87	1	1	100.00
CONT_ASSIGN	87	1	1	100.00
CONT_ASSIGN	89	1	1	100.00
CONT_ASSIGN	89	1	1	100.00
ALWAYS	105	6	6	100.00
CONT_ASSIGN	121	1	1	100.00
CONT_ASSIGN	128	1	1	100.00
CONT_ASSIGN	129	1	1	100.00
CONT_ASSIGN	132	1	1	100.00

WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_prim_arbiter_0/rtl/prim_arbiter_fixed.sv' or '../src/lowrisc_prim_arbiter_0/rtl/prim_arbiter_fixed.sv' was not found, so annotated line coverage report could not be generated.

Line No.	Covered	Statements
85	2	2
87	2	2
89	2	2
105	1	1
107	1	1
109	1	1
110	1	1
112	1	1
113	1	1
121	1	1
128	1	1
129	1	1
132	1	1

---

Cond Coverage for Module : prim_arbiter_fixed

	Total	Covered	Percent
Conditions	15	13	86.67
Logical	15	13	86.67
Non-Logical	0	0
Event	0	0

 LINE       107
 EXPRESSION (gen_normal_case.req_tree[gen_normal_case.gen_tree[0].gen_level[0].C0] | gen_normal_case.req_tree[gen_normal_case.gen_tree[0].gen_level[0].C1])
             ----------------------------------1----------------------------------   ----------------------------------2----------------------------------

-1-	-2-	Status	Tests
0	0	Covered	T220,T303,T304
0	1	Covered	T220,T303,T304
1	0	Not Covered

 LINE       109
 EXPRESSION 
 Number  Term
      1  gen_normal_case.gen_tree[0].gen_level[0].gen_nodes.sel ? gen_normal_case.idx_tree[gen_normal_case.gen_tree[0].gen_level[0].C1] : gen_normal_case.idx_tree[gen_normal_case.gen_tree[0].gen_level[0].C0])

-1-	Status	Tests
0	Covered	T220,T303,T304
1	Covered	T220,T303,T304

 LINE       110
 EXPRESSION 
 Number  Term
      1  gen_normal_case.gen_tree[0].gen_level[0].gen_nodes.sel ? gen_normal_case.data_tree[gen_normal_case.gen_tree[0].gen_level[0].C1] : gen_normal_case.data_tree[gen_normal_case.gen_tree[0].gen_level[0].C0])

-1-	Status	Tests
0	Covered	T220,T303,T304
1	Covered	T220,T303,T304

 LINE       112
 EXPRESSION (gen_normal_case.gnt_tree[gen_normal_case.gen_tree[0].gen_level[0].Pa] & ((~gen_normal_case.gen_tree[0].gen_level[0].gen_nodes.sel)))
             ----------------------------------1----------------------------------   -----------------------------2-----------------------------

-1-	-2-	Status	Tests
0	1	Not Covered
1	0	Covered	T220,T303,T304
1	1	Covered	T220,T303,T304

 LINE       113
 EXPRESSION (gen_normal_case.gnt_tree[gen_normal_case.gen_tree[0].gen_level[0].Pa] & gen_normal_case.gen_tree[0].gen_level[0].gen_nodes.sel)
             ----------------------------------1----------------------------------   ---------------------------2--------------------------

-1-	-2-	Status	Tests
0	1	Covered	T220,T303,T304
1	0	Covered	T220,T303,T304
1	1	Covered	T220,T303,T304

 LINE       132
 EXPRESSION (valid_o & ready_i)
             ---1---   ---2---

-1-	-2-	Status	Tests
0	1	Covered	T4,T5,T6
1	0	Unreachable
1	1	Covered	T220,T303,T304

---

Branch Coverage for Module : prim_arbiter_fixed

	Line No.	Total	Covered	Percent
Branches		4	4	100.00
TERNARY	109	2	2	100.00
TERNARY	110	2	2	100.00

WARNING: The source file /workspace/default/sim-vcs/../src/lowrisc_prim_arbiter_0/rtl/prim_arbiter_fixed.sv' or '../src/lowrisc_prim_arbiter_0/rtl/prim_arbiter_fixed.sv was not found/opened, so annotated branch coverage report could not be generated.

	LineNo.	Expression
-1-:	109	(gen_normal_case.gen_tree[0].gen_level[0].gen_nodes.sel) ? 

Branches:

-1-	Status	Tests
1	Covered	T220,T303,T304
0	Covered	T220,T303,T304

	LineNo.	Expression
-1-:	110	(gen_normal_case.gen_tree[0].gen_level[0].gen_nodes.sel) ? 

Branches:

-1-	Status	Tests
1	Covered	T220,T303,T304
0	Covered	T220,T303,T304

---

Assert Coverage for Module : prim_arbiter_fixed

	Total	Attempted	Percent	Succeeded/Matched	Percent
Assertions	14	14	100.00	13	92.86
Cover properties	0	0		0
Cover sequences	0	0		0
Total	14	14	100.00	13	92.86

---

Assertion Details

Name	Attempts	Real Successes	Failures	Incomplete
CheckHotOne_A	940194608	924050796	0	0
CheckNGreaterZero_A	1984	1984	0	0
GntImpliesReady_A	940194608	8384	0	0
GntImpliesValid_A	940194608	8384	0	0
GrantKnown_A	940194608	924050796	0	0
IdxKnown_A	940194608	924050796	0	0
IndexIsCorrect_A	940194608	8384	0	0
NoReadyValidNoGrant_A	940194608	0	0	0
Priority_A	940194608	8384	0	0
ReadyAndValidImplyGrant_A	940194608	8384	0	0
ReqAndReadyImplyGrant_A	940194608	8384	0	0
ReqImpliesValid_A	940194608	8384	0	0
ValidKnown_A	940194608	924050796	0	0
gen_data_port_assertion.DataFlow_A	940194608	8384	0	0

CheckHotOne_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	940194608	924050796	0	0
T4	268490	268480	0	0
T5	82730	82628	0	0
T6	394316	394214	0	0
T17	442470	442222	0	0
T18	439996	439784	0	0
T19	522936	522724	0	0
T20	437410	437286	0	0
T21	1326836	1326712	0	0
T91	434020	433904	0	0
T132	425830	425706	0	0

CheckNGreaterZero_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	1984	1984	0	0
T4	2	2	0	0
T5	2	2	0	0
T6	2	2	0	0
T17	2	2	0	0
T18	2	2	0	0
T19	2	2	0	0
T20	2	2	0	0
T21	2	2	0	0
T91	2	2	0	0
T132	2	2	0	0

GntImpliesReady_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	940194608	8384	0	0
T182	333658	0	0	0
T196	302366	0	0	0
T204	549250	0	0	0
T220	181884	2792	0	0
T303	0	2797	0	0
T304	0	2795	0	0
T307	213334	0	0	0
T308	1779012	0	0	0
T309	204608	0	0	0
T332	587956	0	0	0
T409	501522	0	0	0
T410	195266	0	0	0

GntImpliesValid_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	940194608	8384	0	0
T182	333658	0	0	0
T196	302366	0	0	0
T204	549250	0	0	0
T220	181884	2792	0	0
T303	0	2797	0	0
T304	0	2795	0	0
T307	213334	0	0	0
T308	1779012	0	0	0
T309	204608	0	0	0
T332	587956	0	0	0
T409	501522	0	0	0
T410	195266	0	0	0

GrantKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	940194608	924050796	0	0
T4	268490	268480	0	0
T5	82730	82628	0	0
T6	394316	394214	0	0
T17	442470	442222	0	0
T18	439996	439784	0	0
T19	522936	522724	0	0
T20	437410	437286	0	0
T21	1326836	1326712	0	0
T91	434020	433904	0	0
T132	425830	425706	0	0

IdxKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	940194608	924050796	0	0
T4	268490	268480	0	0
T5	82730	82628	0	0
T6	394316	394214	0	0
T17	442470	442222	0	0
T18	439996	439784	0	0
T19	522936	522724	0	0
T20	437410	437286	0	0
T21	1326836	1326712	0	0
T91	434020	433904	0	0
T132	425830	425706	0	0

IndexIsCorrect_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	940194608	8384	0	0
T182	333658	0	0	0
T196	302366	0	0	0
T204	549250	0	0	0
T220	181884	2792	0	0
T303	0	2797	0	0
T304	0	2795	0	0
T307	213334	0	0	0
T308	1779012	0	0	0
T309	204608	0	0	0
T332	587956	0	0	0
T409	501522	0	0	0
T410	195266	0	0	0

NoReadyValidNoGrant_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	940194608	0	0	0

Priority_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	940194608	8384	0	0
T182	333658	0	0	0
T196	302366	0	0	0
T204	549250	0	0	0
T220	181884	2792	0	0
T303	0	2797	0	0
T304	0	2795	0	0
T307	213334	0	0	0
T308	1779012	0	0	0
T309	204608	0	0	0
T332	587956	0	0	0
T409	501522	0	0	0
T410	195266	0	0	0

ReadyAndValidImplyGrant_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	940194608	8384	0	0
T182	333658	0	0	0
T196	302366	0	0	0
T204	549250	0	0	0
T220	181884	2792	0	0
T303	0	2797	0	0
T304	0	2795	0	0
T307	213334	0	0	0
T308	1779012	0	0	0
T309	204608	0	0	0
T332	587956	0	0	0
T409	501522	0	0	0
T410	195266	0	0	0

ReqAndReadyImplyGrant_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	940194608	8384	0	0
T182	333658	0	0	0
T196	302366	0	0	0
T204	549250	0	0	0
T220	181884	2792	0	0
T303	0	2797	0	0
T304	0	2795	0	0
T307	213334	0	0	0
T308	1779012	0	0	0
T309	204608	0	0	0
T332	587956	0	0	0
T409	501522	0	0	0
T410	195266	0	0	0

ReqImpliesValid_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	940194608	8384	0	0
T182	333658	0	0	0
T196	302366	0	0	0
T204	549250	0	0	0
T220	181884	2792	0	0
T303	0	2797	0	0
T304	0	2795	0	0
T307	213334	0	0	0
T308	1779012	0	0	0
T309	204608	0	0	0
T332	587956	0	0	0
T409	501522	0	0	0
T410	195266	0	0	0

ValidKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	940194608	924050796	0	0
T4	268490	268480	0	0
T5	82730	82628	0	0
T6	394316	394214	0	0
T17	442470	442222	0	0
T18	439996	439784	0	0
T19	522936	522724	0	0
T20	437410	437286	0	0
T21	1326836	1326712	0	0
T91	434020	433904	0	0
T132	425830	425706	0	0

gen_data_port_assertion.DataFlow_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	940194608	8384	0	0
T182	333658	0	0	0
T196	302366	0	0	0
T204	549250	0	0	0
T220	181884	2792	0	0
T303	0	2797	0	0
T304	0	2795	0	0
T307	213334	0	0	0
T308	1779012	0	0	0
T309	204608	0	0	0
T332	587956	0	0	0
T409	501522	0	0	0
T410	195266	0	0	0

Line Coverage for Instance : tb.dut.top_earlgrey.u_rv_core_ibex.u_ibus_trans.u_sel_region

	Line No.	Total	Covered	Percent
TOTAL		16	16	100.00
CONT_ASSIGN	85	1	1	100.00
CONT_ASSIGN	85	1	1	100.00
CONT_ASSIGN	87	1	1	100.00
CONT_ASSIGN	87	1	1	100.00
CONT_ASSIGN	89	1	1	100.00
CONT_ASSIGN	89	1	1	100.00
ALWAYS	105	6	6	100.00
CONT_ASSIGN	121	1	1	100.00
CONT_ASSIGN	128	1	1	100.00
CONT_ASSIGN	129	1	1	100.00
CONT_ASSIGN	132	1	1	100.00

WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_prim_arbiter_0/rtl/prim_arbiter_fixed.sv' or '../src/lowrisc_prim_arbiter_0/rtl/prim_arbiter_fixed.sv' was not found, so annotated line coverage report could not be generated.

Line No.	Covered	Statements
85	2	2
87	2	2
89	2	2
105	1	1
107	1	1
109	1	1
110	1	1
112	1	1
113	1	1
121	1	1
128	1	1
129	1	1
132	1	1

---

Cond Coverage for Instance : tb.dut.top_earlgrey.u_rv_core_ibex.u_ibus_trans.u_sel_region

	Total	Covered	Percent
Conditions	15	13	86.67
Logical	15	13	86.67
Non-Logical	0	0
Event	0	0

 LINE       107
 EXPRESSION (gen_normal_case.req_tree[gen_normal_case.gen_tree[0].gen_level[0].C0] | gen_normal_case.req_tree[gen_normal_case.gen_tree[0].gen_level[0].C1])
             ----------------------------------1----------------------------------   ----------------------------------2----------------------------------

-1-	-2-	Status	Tests
0	0	Covered	T220,T303,T304
0	1	Covered	T220,T303,T304
1	0	Not Covered

 LINE       109
 EXPRESSION 
 Number  Term
      1  gen_normal_case.gen_tree[0].gen_level[0].gen_nodes.sel ? gen_normal_case.idx_tree[gen_normal_case.gen_tree[0].gen_level[0].C1] : gen_normal_case.idx_tree[gen_normal_case.gen_tree[0].gen_level[0].C0])

-1-	Status	Tests
0	Covered	T220,T303,T304
1	Covered	T220,T303,T304

 LINE       110
 EXPRESSION 
 Number  Term
      1  gen_normal_case.gen_tree[0].gen_level[0].gen_nodes.sel ? gen_normal_case.data_tree[gen_normal_case.gen_tree[0].gen_level[0].C1] : gen_normal_case.data_tree[gen_normal_case.gen_tree[0].gen_level[0].C0])

-1-	Status	Tests
0	Covered	T220,T303,T304
1	Covered	T220,T303,T304

 LINE       112
 EXPRESSION (gen_normal_case.gnt_tree[gen_normal_case.gen_tree[0].gen_level[0].Pa] & ((~gen_normal_case.gen_tree[0].gen_level[0].gen_nodes.sel)))
             ----------------------------------1----------------------------------   -----------------------------2-----------------------------

-1-	-2-	Status	Tests
0	1	Not Covered
1	0	Covered	T220,T303,T304
1	1	Covered	T220,T303,T304

 LINE       113
 EXPRESSION (gen_normal_case.gnt_tree[gen_normal_case.gen_tree[0].gen_level[0].Pa] & gen_normal_case.gen_tree[0].gen_level[0].gen_nodes.sel)
             ----------------------------------1----------------------------------   ---------------------------2--------------------------

-1-	-2-	Status	Tests
0	1	Covered	T220,T303,T304
1	0	Covered	T220,T303,T304
1	1	Covered	T220,T303,T304

 LINE       132
 EXPRESSION (valid_o & ready_i)
             ---1---   ---2---

-1-	-2-	Status	Tests
0	1	Covered	T4,T5,T6
1	0	Unreachable
1	1	Covered	T220,T303,T304

---

Branch Coverage for Instance : tb.dut.top_earlgrey.u_rv_core_ibex.u_ibus_trans.u_sel_region

	Line No.	Total	Covered	Percent
Branches		4	4	100.00
TERNARY	109	2	2	100.00
TERNARY	110	2	2	100.00

WARNING: The source file /workspace/default/sim-vcs/../src/lowrisc_prim_arbiter_0/rtl/prim_arbiter_fixed.sv' or '../src/lowrisc_prim_arbiter_0/rtl/prim_arbiter_fixed.sv was not found/opened, so annotated branch coverage report could not be generated.

	LineNo.	Expression
-1-:	109	(gen_normal_case.gen_tree[0].gen_level[0].gen_nodes.sel) ? 

Branches:

-1-	Status	Tests
1	Covered	T220,T303,T304
0	Covered	T220,T303,T304

	LineNo.	Expression
-1-:	110	(gen_normal_case.gen_tree[0].gen_level[0].gen_nodes.sel) ? 

Branches:

-1-	Status	Tests
1	Covered	T220,T303,T304
0	Covered	T220,T303,T304

---

Assert Coverage for Instance : tb.dut.top_earlgrey.u_rv_core_ibex.u_ibus_trans.u_sel_region

	Total	Attempted	Percent	Succeeded/Matched	Percent
Assertions	14	14	100.00	13	92.86
Cover properties	0	0		0
Cover sequences	0	0		0
Total	14	14	100.00	13	92.86

---

Assertion Details

Name	Attempts	Real Successes	Failures	Incomplete
CheckHotOne_A	470097304	462025398	0	0
CheckNGreaterZero_A	992	992	0	0
GntImpliesReady_A	470097304	5194	0	0
GntImpliesValid_A	470097304	5194	0	0
GrantKnown_A	470097304	462025398	0	0
IdxKnown_A	470097304	462025398	0	0
IndexIsCorrect_A	470097304	5194	0	0
NoReadyValidNoGrant_A	470097304	0	0	0
Priority_A	470097304	5194	0	0
ReadyAndValidImplyGrant_A	470097304	5194	0	0
ReqAndReadyImplyGrant_A	470097304	5194	0	0
ReqImpliesValid_A	470097304	5194	0	0
ValidKnown_A	470097304	462025398	0	0
gen_data_port_assertion.DataFlow_A	470097304	5194	0	0

CheckHotOne_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	470097304	462025398	0	0
T4	134245	134240	0	0
T5	41365	41314	0	0
T6	197158	197107	0	0
T17	221235	221111	0	0
T18	219998	219892	0	0
T19	261468	261362	0	0
T20	218705	218643	0	0
T21	663418	663356	0	0
T91	217010	216952	0	0
T132	212915	212853	0	0

CheckNGreaterZero_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	992	992	0	0
T4	1	1	0	0
T5	1	1	0	0
T6	1	1	0	0
T17	1	1	0	0
T18	1	1	0	0
T19	1	1	0	0
T20	1	1	0	0
T21	1	1	0	0
T91	1	1	0	0
T132	1	1	0	0

GntImpliesReady_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	470097304	5194	0	0
T182	166829	0	0	0
T196	151183	0	0	0
T204	274625	0	0	0
T220	90942	1728	0	0
T303	0	1734	0	0
T304	0	1732	0	0
T307	106667	0	0	0
T308	889506	0	0	0
T309	102304	0	0	0
T332	293978	0	0	0
T409	250761	0	0	0
T410	97633	0	0	0

GntImpliesValid_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	470097304	5194	0	0
T182	166829	0	0	0
T196	151183	0	0	0
T204	274625	0	0	0
T220	90942	1728	0	0
T303	0	1734	0	0
T304	0	1732	0	0
T307	106667	0	0	0
T308	889506	0	0	0
T309	102304	0	0	0
T332	293978	0	0	0
T409	250761	0	0	0
T410	97633	0	0	0

GrantKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	470097304	462025398	0	0
T4	134245	134240	0	0
T5	41365	41314	0	0
T6	197158	197107	0	0
T17	221235	221111	0	0
T18	219998	219892	0	0
T19	261468	261362	0	0
T20	218705	218643	0	0
T21	663418	663356	0	0
T91	217010	216952	0	0
T132	212915	212853	0	0

IdxKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	470097304	462025398	0	0
T4	134245	134240	0	0
T5	41365	41314	0	0
T6	197158	197107	0	0
T17	221235	221111	0	0
T18	219998	219892	0	0
T19	261468	261362	0	0
T20	218705	218643	0	0
T21	663418	663356	0	0
T91	217010	216952	0	0
T132	212915	212853	0	0

IndexIsCorrect_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	470097304	5194	0	0
T182	166829	0	0	0
T196	151183	0	0	0
T204	274625	0	0	0
T220	90942	1728	0	0
T303	0	1734	0	0
T304	0	1732	0	0
T307	106667	0	0	0
T308	889506	0	0	0
T309	102304	0	0	0
T332	293978	0	0	0
T409	250761	0	0	0
T410	97633	0	0	0

NoReadyValidNoGrant_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	470097304	0	0	0

Priority_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	470097304	5194	0	0
T182	166829	0	0	0
T196	151183	0	0	0
T204	274625	0	0	0
T220	90942	1728	0	0
T303	0	1734	0	0
T304	0	1732	0	0
T307	106667	0	0	0
T308	889506	0	0	0
T309	102304	0	0	0
T332	293978	0	0	0
T409	250761	0	0	0
T410	97633	0	0	0

ReadyAndValidImplyGrant_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	470097304	5194	0	0
T182	166829	0	0	0
T196	151183	0	0	0
T204	274625	0	0	0
T220	90942	1728	0	0
T303	0	1734	0	0
T304	0	1732	0	0
T307	106667	0	0	0
T308	889506	0	0	0
T309	102304	0	0	0
T332	293978	0	0	0
T409	250761	0	0	0
T410	97633	0	0	0

ReqAndReadyImplyGrant_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	470097304	5194	0	0
T182	166829	0	0	0
T196	151183	0	0	0
T204	274625	0	0	0
T220	90942	1728	0	0
T303	0	1734	0	0
T304	0	1732	0	0
T307	106667	0	0	0
T308	889506	0	0	0
T309	102304	0	0	0
T332	293978	0	0	0
T409	250761	0	0	0
T410	97633	0	0	0

ReqImpliesValid_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	470097304	5194	0	0
T182	166829	0	0	0
T196	151183	0	0	0
T204	274625	0	0	0
T220	90942	1728	0	0
T303	0	1734	0	0
T304	0	1732	0	0
T307	106667	0	0	0
T308	889506	0	0	0
T309	102304	0	0	0
T332	293978	0	0	0
T409	250761	0	0	0
T410	97633	0	0	0

ValidKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	470097304	462025398	0	0
T4	134245	134240	0	0
T5	41365	41314	0	0
T6	197158	197107	0	0
T17	221235	221111	0	0
T18	219998	219892	0	0
T19	261468	261362	0	0
T20	218705	218643	0	0
T21	663418	663356	0	0
T91	217010	216952	0	0
T132	212915	212853	0	0

gen_data_port_assertion.DataFlow_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	470097304	5194	0	0
T182	166829	0	0	0
T196	151183	0	0	0
T204	274625	0	0	0
T220	90942	1728	0	0
T303	0	1734	0	0
T304	0	1732	0	0
T307	106667	0	0	0
T308	889506	0	0	0
T309	102304	0	0	0
T332	293978	0	0	0
T409	250761	0	0	0
T410	97633	0	0	0

Line Coverage for Instance : tb.dut.top_earlgrey.u_rv_core_ibex.u_dbus_trans.u_sel_region

	Line No.	Total	Covered	Percent
TOTAL		16	16	100.00
CONT_ASSIGN	85	1	1	100.00
CONT_ASSIGN	85	1	1	100.00
CONT_ASSIGN	87	1	1	100.00
CONT_ASSIGN	87	1	1	100.00
CONT_ASSIGN	89	1	1	100.00
CONT_ASSIGN	89	1	1	100.00
ALWAYS	105	6	6	100.00
CONT_ASSIGN	121	1	1	100.00
CONT_ASSIGN	128	1	1	100.00
CONT_ASSIGN	129	1	1	100.00
CONT_ASSIGN	132	1	1	100.00

WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_prim_arbiter_0/rtl/prim_arbiter_fixed.sv' or '../src/lowrisc_prim_arbiter_0/rtl/prim_arbiter_fixed.sv' was not found, so annotated line coverage report could not be generated.

Line No.	Covered	Statements
85	2	2
87	2	2
89	2	2
105	1	1
107	1	1
109	1	1
110	1	1
112	1	1
113	1	1
121	1	1
128	1	1
129	1	1
132	1	1

---

Cond Coverage for Instance : tb.dut.top_earlgrey.u_rv_core_ibex.u_dbus_trans.u_sel_region

	Total	Covered	Percent
Conditions	15	13	86.67
Logical	15	13	86.67
Non-Logical	0	0
Event	0	0

 LINE       107
 EXPRESSION (gen_normal_case.req_tree[gen_normal_case.gen_tree[0].gen_level[0].C0] | gen_normal_case.req_tree[gen_normal_case.gen_tree[0].gen_level[0].C1])
             ----------------------------------1----------------------------------   ----------------------------------2----------------------------------

-1-	-2-	Status	Tests
0	0	Covered	T220,T303,T304
0	1	Covered	T220,T303,T304
1	0	Not Covered

 LINE       109
 EXPRESSION 
 Number  Term
      1  gen_normal_case.gen_tree[0].gen_level[0].gen_nodes.sel ? gen_normal_case.idx_tree[gen_normal_case.gen_tree[0].gen_level[0].C1] : gen_normal_case.idx_tree[gen_normal_case.gen_tree[0].gen_level[0].C0])

-1-	Status	Tests
0	Covered	T220,T303,T304
1	Covered	T220,T303,T304

 LINE       110
 EXPRESSION 
 Number  Term
      1  gen_normal_case.gen_tree[0].gen_level[0].gen_nodes.sel ? gen_normal_case.data_tree[gen_normal_case.gen_tree[0].gen_level[0].C1] : gen_normal_case.data_tree[gen_normal_case.gen_tree[0].gen_level[0].C0])

-1-	Status	Tests
0	Covered	T220,T303,T304
1	Covered	T220,T303,T304

 LINE       112
 EXPRESSION (gen_normal_case.gnt_tree[gen_normal_case.gen_tree[0].gen_level[0].Pa] & ((~gen_normal_case.gen_tree[0].gen_level[0].gen_nodes.sel)))
             ----------------------------------1----------------------------------   -----------------------------2-----------------------------

-1-	-2-	Status	Tests
0	1	Not Covered
1	0	Covered	T220,T303,T304
1	1	Covered	T220,T303,T304

 LINE       113
 EXPRESSION (gen_normal_case.gnt_tree[gen_normal_case.gen_tree[0].gen_level[0].Pa] & gen_normal_case.gen_tree[0].gen_level[0].gen_nodes.sel)
             ----------------------------------1----------------------------------   ---------------------------2--------------------------

-1-	-2-	Status	Tests
0	1	Covered	T220,T303,T304
1	0	Covered	T220,T303,T304
1	1	Covered	T220,T303,T304

 LINE       132
 EXPRESSION (valid_o & ready_i)
             ---1---   ---2---

-1-	-2-	Status	Tests
0	1	Covered	T4,T5,T6
1	0	Unreachable
1	1	Covered	T220,T303,T304

---

Branch Coverage for Instance : tb.dut.top_earlgrey.u_rv_core_ibex.u_dbus_trans.u_sel_region

	Line No.	Total	Covered	Percent
Branches		4	4	100.00
TERNARY	109	2	2	100.00
TERNARY	110	2	2	100.00

WARNING: The source file /workspace/default/sim-vcs/../src/lowrisc_prim_arbiter_0/rtl/prim_arbiter_fixed.sv' or '../src/lowrisc_prim_arbiter_0/rtl/prim_arbiter_fixed.sv was not found/opened, so annotated branch coverage report could not be generated.

	LineNo.	Expression
-1-:	109	(gen_normal_case.gen_tree[0].gen_level[0].gen_nodes.sel) ? 

Branches:

-1-	Status	Tests
1	Covered	T220,T303,T304
0	Covered	T220,T303,T304

	LineNo.	Expression
-1-:	110	(gen_normal_case.gen_tree[0].gen_level[0].gen_nodes.sel) ? 

Branches:

-1-	Status	Tests
1	Covered	T220,T303,T304
0	Covered	T220,T303,T304

---

Assert Coverage for Instance : tb.dut.top_earlgrey.u_rv_core_ibex.u_dbus_trans.u_sel_region

	Total	Attempted	Percent	Succeeded/Matched	Percent
Assertions	14	14	100.00	13	92.86
Cover properties	0	0		0
Cover sequences	0	0		0
Total	14	14	100.00	13	92.86

---

Assertion Details

Name	Attempts	Real Successes	Failures	Incomplete
CheckHotOne_A	470097304	462025398	0	0
CheckNGreaterZero_A	992	992	0	0
GntImpliesReady_A	470097304	3190	0	0
GntImpliesValid_A	470097304	3190	0	0
GrantKnown_A	470097304	462025398	0	0
IdxKnown_A	470097304	462025398	0	0
IndexIsCorrect_A	470097304	3190	0	0
NoReadyValidNoGrant_A	470097304	0	0	0
Priority_A	470097304	3190	0	0
ReadyAndValidImplyGrant_A	470097304	3190	0	0
ReqAndReadyImplyGrant_A	470097304	3190	0	0
ReqImpliesValid_A	470097304	3190	0	0
ValidKnown_A	470097304	462025398	0	0
gen_data_port_assertion.DataFlow_A	470097304	3190	0	0

CheckHotOne_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	470097304	462025398	0	0
T4	134245	134240	0	0
T5	41365	41314	0	0
T6	197158	197107	0	0
T17	221235	221111	0	0
T18	219998	219892	0	0
T19	261468	261362	0	0
T20	218705	218643	0	0
T21	663418	663356	0	0
T91	217010	216952	0	0
T132	212915	212853	0	0

CheckNGreaterZero_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	992	992	0	0
T4	1	1	0	0
T5	1	1	0	0
T6	1	1	0	0
T17	1	1	0	0
T18	1	1	0	0
T19	1	1	0	0
T20	1	1	0	0
T21	1	1	0	0
T91	1	1	0	0
T132	1	1	0	0

GntImpliesReady_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	470097304	3190	0	0
T182	166829	0	0	0
T196	151183	0	0	0
T204	274625	0	0	0
T220	90942	1064	0	0
T303	0	1063	0	0
T304	0	1063	0	0
T307	106667	0	0	0
T308	889506	0	0	0
T309	102304	0	0	0
T332	293978	0	0	0
T409	250761	0	0	0
T410	97633	0	0	0

GntImpliesValid_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	470097304	3190	0	0
T182	166829	0	0	0
T196	151183	0	0	0
T204	274625	0	0	0
T220	90942	1064	0	0
T303	0	1063	0	0
T304	0	1063	0	0
T307	106667	0	0	0
T308	889506	0	0	0
T309	102304	0	0	0
T332	293978	0	0	0
T409	250761	0	0	0
T410	97633	0	0	0

GrantKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	470097304	462025398	0	0
T4	134245	134240	0	0
T5	41365	41314	0	0
T6	197158	197107	0	0
T17	221235	221111	0	0
T18	219998	219892	0	0
T19	261468	261362	0	0
T20	218705	218643	0	0
T21	663418	663356	0	0
T91	217010	216952	0	0
T132	212915	212853	0	0

IdxKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	470097304	462025398	0	0
T4	134245	134240	0	0
T5	41365	41314	0	0
T6	197158	197107	0	0
T17	221235	221111	0	0
T18	219998	219892	0	0
T19	261468	261362	0	0
T20	218705	218643	0	0
T21	663418	663356	0	0
T91	217010	216952	0	0
T132	212915	212853	0	0

IndexIsCorrect_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	470097304	3190	0	0
T182	166829	0	0	0
T196	151183	0	0	0
T204	274625	0	0	0
T220	90942	1064	0	0
T303	0	1063	0	0
T304	0	1063	0	0
T307	106667	0	0	0
T308	889506	0	0	0
T309	102304	0	0	0
T332	293978	0	0	0
T409	250761	0	0	0
T410	97633	0	0	0

NoReadyValidNoGrant_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	470097304	0	0	0

Priority_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	470097304	3190	0	0
T182	166829	0	0	0
T196	151183	0	0	0
T204	274625	0	0	0
T220	90942	1064	0	0
T303	0	1063	0	0
T304	0	1063	0	0
T307	106667	0	0	0
T308	889506	0	0	0
T309	102304	0	0	0
T332	293978	0	0	0
T409	250761	0	0	0
T410	97633	0	0	0

ReadyAndValidImplyGrant_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	470097304	3190	0	0
T182	166829	0	0	0
T196	151183	0	0	0
T204	274625	0	0	0
T220	90942	1064	0	0
T303	0	1063	0	0
T304	0	1063	0	0
T307	106667	0	0	0
T308	889506	0	0	0
T309	102304	0	0	0
T332	293978	0	0	0
T409	250761	0	0	0
T410	97633	0	0	0

ReqAndReadyImplyGrant_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	470097304	3190	0	0
T182	166829	0	0	0
T196	151183	0	0	0
T204	274625	0	0	0
T220	90942	1064	0	0
T303	0	1063	0	0
T304	0	1063	0	0
T307	106667	0	0	0
T308	889506	0	0	0
T309	102304	0	0	0
T332	293978	0	0	0
T409	250761	0	0	0
T410	97633	0	0	0

ReqImpliesValid_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	470097304	3190	0	0
T182	166829	0	0	0
T196	151183	0	0	0
T204	274625	0	0	0
T220	90942	1064	0	0
T303	0	1063	0	0
T304	0	1063	0	0
T307	106667	0	0	0
T308	889506	0	0	0
T309	102304	0	0	0
T332	293978	0	0	0
T409	250761	0	0	0
T410	97633	0	0	0

ValidKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	470097304	462025398	0	0
T4	134245	134240	0	0
T5	41365	41314	0	0
T6	197158	197107	0	0
T17	221235	221111	0	0
T18	219998	219892	0	0
T19	261468	261362	0	0
T20	218705	218643	0	0
T21	663418	663356	0	0
T91	217010	216952	0	0
T132	212915	212853	0	0

gen_data_port_assertion.DataFlow_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	470097304	3190	0	0
T182	166829	0	0	0
T196	151183	0	0	0
T204	274625	0	0	0
T220	90942	1064	0	0
T303	0	1063	0	0
T304	0	1063	0	0
T307	106667	0	0	0
T308	889506	0	0	0
T309	102304	0	0	0
T332	293978	0	0	0
T409	250761	0	0	0
T410	97633	0	0	0