Module Definition
dashboard | hierarchy | modlist | groups | tests | asserts

Line Coverage for Module : prim_sync_reqack
Line No.TotalCoveredPercent
TOTAL3636100.00
CONT_ASSIGN5500
CONT_ASSIGN19411100.00
CONT_ASSIGN19511100.00
ALWAYS2191212100.00
ALWAYS2631212100.00
ALWAYS30755100.00
ALWAYS31655100.00
CONT_ASSIGN33500
ALWAYS33900
WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_prim_all_0.1/rtl/prim_sync_reqack.sv' or '../src/lowrisc_prim_all_0.1/rtl/prim_sync_reqack.sv' was not found, so annotated line coverage report could not be generated.
Line No.CoveredStatements
55 unreachable
194 1 1
195 1 1
219 1 1
222 1 1
223 1 1
225 1 1
229 1 1
230 1 1
233 1 1
234 1 1
MISSING_ELSE
241 1 1
242 1 1
245 1 1
246 1 1
MISSING_ELSE
263 1 1
266 1 1
267 1 1
269 1 1
273 1 1
274 1 1
277 1 1
278 1 1
MISSING_ELSE
285 1 1
286 1 1
289 1 1
290 1 1
MISSING_ELSE
307 1 1
308 1 1
309 1 1
311 1 1
312 1 1
316 1 1
317 1 1
318 1 1
320 1 1
321 1 1
335 unreachable
339 unreachable
340 unreachable
341 unreachable
342 unreachable
==> MISSING_ELSE


Cond Coverage for Module : prim_sync_reqack
TotalCoveredPercent
Conditions6466.67
Logical6466.67
Non-Logical00
Event00

 LINE       194
 EXPRESSION (src_req_i & src_ack_o)
             ----1----   ----2----
-1--2-StatusTests
01Not Covered
10CoveredT4,T5,T1
11CoveredT4,T5,T6

 LINE       195
 EXPRESSION (dst_req_o & dst_ack_i)
             ----1----   ----2----
-1--2-StatusTests
01Not Covered
10CoveredT4,T5,T6
11CoveredT4,T5,T6

Branch Coverage for Module : prim_sync_reqack
Line No.TotalCoveredPercent
Branches 12 12 100.00
CASE 225 4 4 100.00
CASE 269 4 4 100.00
IF 307 2 2 100.00
IF 316 2 2 100.00

WARNING: The source file /workspace/default/sim-vcs/../src/lowrisc_prim_all_0.1/rtl/prim_sync_reqack.sv' or '../src/lowrisc_prim_all_0.1/rtl/prim_sync_reqack.sv was not found/opened, so annotated branch coverage report could not be generated.

LineNo. Expression -1-: 225 case (gen_nrz_hs_protocol.src_fsm_cs) -2-: 233 if (gen_nrz_hs_protocol.src_handshake) -3-: 245 if (gen_nrz_hs_protocol.src_handshake)

Branches:
-1--2--3-StatusTests
EVEN 1 - Covered T4,T5,T6
EVEN 0 - Covered T4,T5,T1
ODD - 1 Covered T5,T6,T22
ODD - 0 Covered T4,T5,T6


LineNo. Expression -1-: 269 case (gen_nrz_hs_protocol.dst_fsm_cs) -2-: 277 if (gen_nrz_hs_protocol.dst_handshake) -3-: 289 if (gen_nrz_hs_protocol.dst_handshake)

Branches:
-1--2--3-StatusTests
EVEN 1 - Covered T4,T5,T6
EVEN 0 - Covered T4,T5,T1
ODD - 1 Covered T5,T6,T22
ODD - 0 Covered T4,T5,T6


LineNo. Expression -1-: 307 if ((!rst_src_ni))

Branches:
-1-StatusTests
1 Covered T4,T5,T6
0 Covered T4,T5,T6


LineNo. Expression -1-: 316 if ((!rst_dst_ni))

Branches:
-1-StatusTests
1 Covered T4,T5,T6
0 Covered T4,T5,T6


Assert Coverage for Module : prim_sync_reqack
TotalAttemptedPercentSucceeded/MatchedPercent
Assertions 2 2 100.00 2 100.00
Cover properties 0 0 0
Cover sequences 0 0 0
Total 2 2 100.00 2 100.00




Assertion Details

NameAttemptsReal SuccessesFailuresIncomplete
SyncReqAckAckNeedsReq 794669516 4655 0 0
SyncReqAckHoldReq 1030218894 4458 0 0


SyncReqAckAckNeedsReq
NameAttemptsReal SuccessesFailuresIncomplete
Total 794669516 4655 0 0
T1 155724 3 0 0
T2 0 1 0 0
T3 0 3 0 0
T4 421177 4 0 0
T5 938470 15 0 0
T6 129527 2 0 0
T7 0 3 0 0
T10 0 13 0 0
T11 0 2 0 0
T15 0 6 0 0
T18 87616 1 0 0
T19 513980 2 0 0
T20 64811 0 0 0
T22 95704 2 0 0
T44 551953 5 0 0
T52 124773 1 0 0
T59 309220 0 0 0
T60 877981 1 0 0
T79 32795 0 0 0
T86 151811 25 0 0
T99 0 3 0 0
T100 0 3 0 0
T101 0 3 0 0
T102 41646 0 0 0
T103 25970 0 0 0
T104 26406 0 0 0
T105 37774 0 0 0
T106 135837 0 0 0
T107 38028 0 0 0
T176 24151 8 0 0

SyncReqAckHoldReq
NameAttemptsReal SuccessesFailuresIncomplete
Total 1030218894 4458 0 0
T1 5057 3 0 0
T2 0 1 0 0
T3 0 3 0 0
T4 421177 4 0 0
T5 938470 15 0 0
T6 129527 2 0 0
T7 0 3 0 0
T10 0 13 0 0
T11 0 1 0 0
T15 0 6 0 0
T18 87616 1 0 0
T19 513980 2 0 0
T20 1892 0 0 0
T22 95704 2 0 0
T44 551953 5 0 0
T52 124773 1 0 0
T59 2820 0 0 0
T60 877981 1 0 0
T79 517 0 0 0
T86 151811 25 0 0
T99 0 3 0 0
T100 0 3 0 0
T101 0 3 0 0
T102 550 0 0 0
T103 471 0 0 0
T104 478 0 0 0
T105 621 0 0 0
T106 1315 0 0 0
T107 556 0 0 0
T176 99048 8 0 0

0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%