Unified Coverage Report :: Module Instance :: tb.dut.top_earlgrey.u_pinmux_aon

Module Instance : tb.dut.top_earlgrey.u_pinmux_aon

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
90.44	99.03	83.56	98.84		78.79	92.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
97.18	96.22	95.40	98.85		96.12	99.30

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
93.94	92.47		89.34			100.00	top_earlgrey

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
gen_alert_tx[0].u_prim_alert_sender	100.00			100.00
gen_wkup_detect[0].u_pinmux_wkup	80.81	83.33	81.82			77.27
gen_wkup_detect[1].u_pinmux_wkup	60.10	66.67	45.45			68.18
gen_wkup_detect[2].u_pinmux_wkup	80.81	83.33	81.82			77.27
gen_wkup_detect[3].u_pinmux_wkup	79.29	83.33	77.27			77.27
gen_wkup_detect[4].u_pinmux_wkup	45.45	50.00	31.82			54.55
gen_wkup_detect[5].u_pinmux_wkup	77.78	83.33	77.27			72.73
gen_wkup_detect[6].u_pinmux_wkup	45.45	50.00	31.82			54.55
gen_wkup_detect[7].u_pinmux_wkup	56.14	63.89	40.91			63.64
u_pinmux_strap_sampling	98.82	99.62	95.65			100.00	100.00
u_reg	98.48	96.37	97.64			99.92	100.00
u_usbdev_aon_wake	98.43	100.00	95.59			98.11	100.00

Line Coverage for Instance : tb.dut.top_earlgrey.u_pinmux_aon

	Line No.	Total	Covered	Percent
TOTAL		1030	1020	99.03
CONT_ASSIGN	133	1	1	100.00
ALWAYS	162	48	48	100.00
CONT_ASSIGN	259	1	1	100.00
CONT_ASSIGN	259	1	1	100.00
CONT_ASSIGN	259	1	1	100.00
CONT_ASSIGN	259	1	1	100.00
CONT_ASSIGN	259	1	1	100.00
CONT_ASSIGN	259	1	1	100.00
CONT_ASSIGN	259	1	1	100.00
CONT_ASSIGN	259	1	1	100.00
CONT_ASSIGN	259	1	1	100.00
CONT_ASSIGN	259	1	1	100.00
CONT_ASSIGN	259	1	1	100.00
CONT_ASSIGN	259	1	1	100.00
CONT_ASSIGN	259	1	1	100.00
CONT_ASSIGN	259	1	1	100.00
CONT_ASSIGN	259	1	1	100.00
CONT_ASSIGN	259	1	1	100.00
CONT_ASSIGN	260	1	1	100.00
CONT_ASSIGN	260	1	1	100.00
CONT_ASSIGN	260	1	1	100.00
CONT_ASSIGN	260	1	1	100.00
CONT_ASSIGN	260	1	1	100.00
CONT_ASSIGN	260	1	1	100.00
CONT_ASSIGN	260	1	1	100.00
CONT_ASSIGN	260	1	1	100.00
CONT_ASSIGN	260	1	1	100.00
CONT_ASSIGN	260	1	1	100.00
CONT_ASSIGN	260	1	1	100.00
CONT_ASSIGN	260	1	1	100.00
CONT_ASSIGN	260	1	0	0.00
CONT_ASSIGN	260	1	0	0.00
CONT_ASSIGN	260	1	1	100.00
CONT_ASSIGN	260	1	1	100.00
CONT_ASSIGN	261	0	0
CONT_ASSIGN	261	0	0
CONT_ASSIGN	261	0	0
CONT_ASSIGN	261	0	0
CONT_ASSIGN	261	0	0
CONT_ASSIGN	261	0	0
CONT_ASSIGN	261	0	0
CONT_ASSIGN	261	0	0
CONT_ASSIGN	261	0	0
CONT_ASSIGN	261	0	0
CONT_ASSIGN	261	0	0
CONT_ASSIGN	261	0	0
CONT_ASSIGN	261	0	0
CONT_ASSIGN	261	0	0
CONT_ASSIGN	261	0	0
CONT_ASSIGN	261	0	0
CONT_ASSIGN	262	1	1	100.00
CONT_ASSIGN	262	1	1	100.00
CONT_ASSIGN	262	1	1	100.00
CONT_ASSIGN	262	1	1	100.00
CONT_ASSIGN	262	1	1	100.00
CONT_ASSIGN	262	1	1	100.00
CONT_ASSIGN	262	1	1	100.00
CONT_ASSIGN	262	1	1	100.00
CONT_ASSIGN	262	1	1	100.00
CONT_ASSIGN	262	1	1	100.00
CONT_ASSIGN	262	1	1	100.00
CONT_ASSIGN	262	1	1	100.00
CONT_ASSIGN	262	1	1	100.00
CONT_ASSIGN	262	1	1	100.00
CONT_ASSIGN	262	1	1	100.00
CONT_ASSIGN	262	1	1	100.00
CONT_ASSIGN	263	0	0
CONT_ASSIGN	263	0	0
CONT_ASSIGN	263	0	0
CONT_ASSIGN	263	0	0
CONT_ASSIGN	263	0	0
CONT_ASSIGN	263	0	0
CONT_ASSIGN	263	0	0
CONT_ASSIGN	263	0	0
CONT_ASSIGN	263	0	0
CONT_ASSIGN	263	0	0
CONT_ASSIGN	263	0	0
CONT_ASSIGN	263	0	0
CONT_ASSIGN	263	0	0
CONT_ASSIGN	263	0	0
CONT_ASSIGN	263	0	0
CONT_ASSIGN	263	0	0
CONT_ASSIGN	264	0	0
CONT_ASSIGN	264	0	0
CONT_ASSIGN	264	0	0
CONT_ASSIGN	264	0	0
CONT_ASSIGN	264	0	0
CONT_ASSIGN	264	0	0
CONT_ASSIGN	264	0	0
CONT_ASSIGN	264	0	0
CONT_ASSIGN	264	0	0
CONT_ASSIGN	264	0	0
CONT_ASSIGN	264	0	0
CONT_ASSIGN	264	0	0
CONT_ASSIGN	264	0	0
CONT_ASSIGN	264	0	0
CONT_ASSIGN	264	0	0
CONT_ASSIGN	264	0	0
CONT_ASSIGN	265	0	0
CONT_ASSIGN	265	0	0
CONT_ASSIGN	265	0	0
CONT_ASSIGN	265	0	0
CONT_ASSIGN	265	0	0
CONT_ASSIGN	265	0	0
CONT_ASSIGN	265	0	0
CONT_ASSIGN	265	0	0
CONT_ASSIGN	265	0	0
CONT_ASSIGN	265	0	0
CONT_ASSIGN	265	0	0
CONT_ASSIGN	265	0	0
CONT_ASSIGN	265	0	0
CONT_ASSIGN	265	0	0
CONT_ASSIGN	265	0	0
CONT_ASSIGN	265	0	0
CONT_ASSIGN	266	1	1	100.00
CONT_ASSIGN	266	1	1	100.00
CONT_ASSIGN	266	1	1	100.00
CONT_ASSIGN	266	1	1	100.00
CONT_ASSIGN	266	1	1	100.00
CONT_ASSIGN	266	1	1	100.00
CONT_ASSIGN	266	1	1	100.00
CONT_ASSIGN	266	1	1	100.00
CONT_ASSIGN	266	1	1	100.00
CONT_ASSIGN	266	1	1	100.00
CONT_ASSIGN	266	1	1	100.00
CONT_ASSIGN	266	1	1	100.00
CONT_ASSIGN	266	1	1	100.00
CONT_ASSIGN	266	1	1	100.00
CONT_ASSIGN	266	1	1	100.00
CONT_ASSIGN	266	1	1	100.00
CONT_ASSIGN	267	1	1	100.00
CONT_ASSIGN	267	1	1	100.00
CONT_ASSIGN	267	1	1	100.00
CONT_ASSIGN	267	1	1	100.00
CONT_ASSIGN	267	1	1	100.00
CONT_ASSIGN	267	1	1	100.00
CONT_ASSIGN	267	1	1	100.00
CONT_ASSIGN	267	1	1	100.00
CONT_ASSIGN	267	1	1	100.00
CONT_ASSIGN	267	1	1	100.00
CONT_ASSIGN	267	1	1	100.00
CONT_ASSIGN	267	1	1	100.00
CONT_ASSIGN	267	1	1	100.00
CONT_ASSIGN	267	1	1	100.00
CONT_ASSIGN	267	1	1	100.00
CONT_ASSIGN	267	1	1	100.00
CONT_ASSIGN	268	1	1	100.00
CONT_ASSIGN	268	1	1	100.00
CONT_ASSIGN	268	1	1	100.00
CONT_ASSIGN	268	1	1	100.00
CONT_ASSIGN	268	1	1	100.00
CONT_ASSIGN	268	1	1	100.00
CONT_ASSIGN	268	1	1	100.00
CONT_ASSIGN	268	1	1	100.00
CONT_ASSIGN	268	1	1	100.00
CONT_ASSIGN	268	1	1	100.00
CONT_ASSIGN	268	1	1	100.00
CONT_ASSIGN	268	1	1	100.00
CONT_ASSIGN	268	1	0	0.00
CONT_ASSIGN	268	1	0	0.00
CONT_ASSIGN	268	1	1	100.00
CONT_ASSIGN	268	1	1	100.00
CONT_ASSIGN	269	1	1	100.00
CONT_ASSIGN	269	1	1	100.00
CONT_ASSIGN	269	1	1	100.00
CONT_ASSIGN	269	1	1	100.00
CONT_ASSIGN	269	1	1	100.00
CONT_ASSIGN	269	1	1	100.00
CONT_ASSIGN	269	1	1	100.00
CONT_ASSIGN	269	1	1	100.00
CONT_ASSIGN	269	1	1	100.00
CONT_ASSIGN	269	1	1	100.00
CONT_ASSIGN	269	1	1	100.00
CONT_ASSIGN	269	1	1	100.00
CONT_ASSIGN	269	1	1	100.00
CONT_ASSIGN	269	1	1	100.00
CONT_ASSIGN	269	1	1	100.00
CONT_ASSIGN	269	1	1	100.00
CONT_ASSIGN	282	1	1	100.00
CONT_ASSIGN	282	1	1	100.00
CONT_ASSIGN	282	1	1	100.00
CONT_ASSIGN	282	1	1	100.00
CONT_ASSIGN	282	1	1	100.00
CONT_ASSIGN	282	1	1	100.00
CONT_ASSIGN	282	1	1	100.00
CONT_ASSIGN	282	1	1	100.00
CONT_ASSIGN	282	1	1	100.00
CONT_ASSIGN	282	1	1	100.00
CONT_ASSIGN	282	1	1	100.00
CONT_ASSIGN	282	1	1	100.00
CONT_ASSIGN	282	1	1	100.00
CONT_ASSIGN	282	1	1	100.00
CONT_ASSIGN	282	1	1	100.00
CONT_ASSIGN	282	1	1	100.00
CONT_ASSIGN	282	1	1	100.00
CONT_ASSIGN	282	1	1	100.00
CONT_ASSIGN	282	1	1	100.00
CONT_ASSIGN	282	1	1	100.00
CONT_ASSIGN	282	1	1	100.00
CONT_ASSIGN	282	1	1	100.00
CONT_ASSIGN	282	1	1	100.00
CONT_ASSIGN	282	1	1	100.00
CONT_ASSIGN	282	1	1	100.00
CONT_ASSIGN	282	1	1	100.00
CONT_ASSIGN	282	1	1	100.00
CONT_ASSIGN	282	1	1	100.00
CONT_ASSIGN	282	1	1	100.00
CONT_ASSIGN	282	1	1	100.00
CONT_ASSIGN	282	1	1	100.00
CONT_ASSIGN	282	1	1	100.00
CONT_ASSIGN	282	1	1	100.00
CONT_ASSIGN	282	1	1	100.00
CONT_ASSIGN	282	1	1	100.00
CONT_ASSIGN	282	1	1	100.00
CONT_ASSIGN	282	1	1	100.00
CONT_ASSIGN	282	1	1	100.00
CONT_ASSIGN	282	1	1	100.00
CONT_ASSIGN	282	1	1	100.00
CONT_ASSIGN	282	1	1	100.00
CONT_ASSIGN	282	1	1	100.00
CONT_ASSIGN	282	1	1	100.00
CONT_ASSIGN	282	1	1	100.00
CONT_ASSIGN	282	1	1	100.00
CONT_ASSIGN	282	1	1	100.00
CONT_ASSIGN	282	1	1	100.00
CONT_ASSIGN	283	1	1	100.00
CONT_ASSIGN	283	1	1	100.00
CONT_ASSIGN	283	1	1	100.00
CONT_ASSIGN	283	1	1	100.00
CONT_ASSIGN	283	1	1	100.00
CONT_ASSIGN	283	1	1	100.00
CONT_ASSIGN	283	1	1	100.00
CONT_ASSIGN	283	1	1	100.00
CONT_ASSIGN	283	1	1	100.00
CONT_ASSIGN	283	1	1	100.00
CONT_ASSIGN	283	1	1	100.00
CONT_ASSIGN	283	1	1	100.00
CONT_ASSIGN	283	1	1	100.00
CONT_ASSIGN	283	1	1	100.00
CONT_ASSIGN	283	1	1	100.00
CONT_ASSIGN	283	1	1	100.00
CONT_ASSIGN	283	1	1	100.00
CONT_ASSIGN	283	1	1	100.00
CONT_ASSIGN	283	1	1	100.00
CONT_ASSIGN	283	1	1	100.00
CONT_ASSIGN	283	1	1	100.00
CONT_ASSIGN	283	1	1	100.00
CONT_ASSIGN	283	1	1	100.00
CONT_ASSIGN	283	1	1	100.00
CONT_ASSIGN	283	1	1	100.00
CONT_ASSIGN	283	1	1	100.00
CONT_ASSIGN	283	1	1	100.00
CONT_ASSIGN	283	1	1	100.00
CONT_ASSIGN	283	1	1	100.00
CONT_ASSIGN	283	1	1	100.00
CONT_ASSIGN	283	1	1	100.00
CONT_ASSIGN	283	1	1	100.00
CONT_ASSIGN	283	1	1	100.00
CONT_ASSIGN	283	1	1	100.00
CONT_ASSIGN	283	1	1	100.00
CONT_ASSIGN	283	1	1	100.00
CONT_ASSIGN	283	1	1	100.00
CONT_ASSIGN	283	1	1	100.00
CONT_ASSIGN	283	1	1	100.00
CONT_ASSIGN	283	1	1	100.00
CONT_ASSIGN	283	1	1	100.00
CONT_ASSIGN	283	1	1	100.00
CONT_ASSIGN	283	1	1	100.00
CONT_ASSIGN	283	1	1	100.00
CONT_ASSIGN	283	1	1	100.00
CONT_ASSIGN	283	1	1	100.00
CONT_ASSIGN	283	1	1	100.00
CONT_ASSIGN	284	0	0
CONT_ASSIGN	284	0	0
CONT_ASSIGN	284	0	0
CONT_ASSIGN	284	0	0
CONT_ASSIGN	284	0	0
CONT_ASSIGN	284	0	0
CONT_ASSIGN	284	0	0
CONT_ASSIGN	284	0	0
CONT_ASSIGN	284	0	0
CONT_ASSIGN	284	0	0
CONT_ASSIGN	284	0	0
CONT_ASSIGN	284	0	0
CONT_ASSIGN	284	0	0
CONT_ASSIGN	284	0	0
CONT_ASSIGN	284	0	0
CONT_ASSIGN	284	0	0
CONT_ASSIGN	284	0	0
CONT_ASSIGN	284	0	0
CONT_ASSIGN	284	0	0
CONT_ASSIGN	284	0	0
CONT_ASSIGN	284	0	0
CONT_ASSIGN	284	0	0
CONT_ASSIGN	284	0	0
CONT_ASSIGN	284	0	0
CONT_ASSIGN	284	0	0
CONT_ASSIGN	284	0	0
CONT_ASSIGN	284	0	0
CONT_ASSIGN	284	0	0
CONT_ASSIGN	284	0	0
CONT_ASSIGN	284	0	0
CONT_ASSIGN	284	0	0
CONT_ASSIGN	284	0	0
CONT_ASSIGN	284	0	0
CONT_ASSIGN	284	0	0
CONT_ASSIGN	284	0	0
CONT_ASSIGN	284	0	0
CONT_ASSIGN	284	0	0
CONT_ASSIGN	284	0	0
CONT_ASSIGN	284	0	0
CONT_ASSIGN	284	0	0
CONT_ASSIGN	284	0	0
CONT_ASSIGN	284	0	0
CONT_ASSIGN	284	0	0
CONT_ASSIGN	284	0	0
CONT_ASSIGN	284	0	0
CONT_ASSIGN	284	0	0
CONT_ASSIGN	284	0	0
CONT_ASSIGN	285	1	1	100.00
CONT_ASSIGN	285	1	1	100.00
CONT_ASSIGN	285	1	1	100.00
CONT_ASSIGN	285	1	1	100.00
CONT_ASSIGN	285	1	1	100.00
CONT_ASSIGN	285	1	1	100.00
CONT_ASSIGN	285	1	1	100.00
CONT_ASSIGN	285	1	1	100.00
CONT_ASSIGN	285	1	1	100.00
CONT_ASSIGN	285	1	1	100.00
CONT_ASSIGN	285	1	1	100.00
CONT_ASSIGN	285	1	1	100.00
CONT_ASSIGN	285	1	1	100.00
CONT_ASSIGN	285	1	1	100.00
CONT_ASSIGN	285	1	1	100.00
CONT_ASSIGN	285	1	1	100.00
CONT_ASSIGN	285	1	1	100.00
CONT_ASSIGN	285	1	1	100.00
CONT_ASSIGN	285	1	1	100.00
CONT_ASSIGN	285	1	1	100.00
CONT_ASSIGN	285	1	1	100.00
CONT_ASSIGN	285	1	1	100.00
CONT_ASSIGN	285	1	1	100.00
CONT_ASSIGN	285	1	1	100.00
CONT_ASSIGN	285	1	1	100.00
CONT_ASSIGN	285	1	1	100.00
CONT_ASSIGN	285	1	1	100.00
CONT_ASSIGN	285	1	1	100.00
CONT_ASSIGN	285	1	1	100.00
CONT_ASSIGN	285	1	1	100.00
CONT_ASSIGN	285	1	1	100.00
CONT_ASSIGN	285	1	1	100.00
CONT_ASSIGN	285	1	1	100.00
CONT_ASSIGN	285	1	1	100.00
CONT_ASSIGN	285	1	1	100.00
CONT_ASSIGN	285	1	1	100.00
CONT_ASSIGN	285	1	1	100.00
CONT_ASSIGN	285	1	1	100.00
CONT_ASSIGN	285	1	1	100.00
CONT_ASSIGN	285	1	1	100.00
CONT_ASSIGN	285	1	1	100.00
CONT_ASSIGN	285	1	1	100.00
CONT_ASSIGN	285	1	1	100.00
CONT_ASSIGN	285	1	1	100.00
CONT_ASSIGN	285	1	1	100.00
CONT_ASSIGN	285	1	1	100.00
CONT_ASSIGN	285	1	1	100.00
CONT_ASSIGN	286	0	0
CONT_ASSIGN	286	0	0
CONT_ASSIGN	286	0	0
CONT_ASSIGN	286	0	0
CONT_ASSIGN	286	0	0
CONT_ASSIGN	286	0	0
CONT_ASSIGN	286	0	0
CONT_ASSIGN	286	0	0
CONT_ASSIGN	286	0	0
CONT_ASSIGN	286	0	0
CONT_ASSIGN	286	0	0
CONT_ASSIGN	286	0	0
CONT_ASSIGN	286	0	0
CONT_ASSIGN	286	0	0
CONT_ASSIGN	286	0	0
CONT_ASSIGN	286	0	0
CONT_ASSIGN	286	0	0
CONT_ASSIGN	286	0	0
CONT_ASSIGN	286	0	0
CONT_ASSIGN	286	0	0
CONT_ASSIGN	286	0	0
CONT_ASSIGN	286	0	0
CONT_ASSIGN	286	0	0
CONT_ASSIGN	286	0	0
CONT_ASSIGN	286	0	0
CONT_ASSIGN	286	0	0
CONT_ASSIGN	286	0	0
CONT_ASSIGN	286	0	0
CONT_ASSIGN	286	0	0
CONT_ASSIGN	286	0	0
CONT_ASSIGN	286	0	0
CONT_ASSIGN	286	0	0
CONT_ASSIGN	286	0	0
CONT_ASSIGN	286	0	0
CONT_ASSIGN	286	0	0
CONT_ASSIGN	286	0	0
CONT_ASSIGN	286	0	0
CONT_ASSIGN	286	0	0
CONT_ASSIGN	286	0	0
CONT_ASSIGN	286	0	0
CONT_ASSIGN	286	0	0
CONT_ASSIGN	286	0	0
CONT_ASSIGN	286	0	0
CONT_ASSIGN	286	0	0
CONT_ASSIGN	286	0	0
CONT_ASSIGN	286	0	0
CONT_ASSIGN	286	0	0
CONT_ASSIGN	287	0	0
CONT_ASSIGN	287	0	0
CONT_ASSIGN	287	0	0
CONT_ASSIGN	287	0	0
CONT_ASSIGN	287	0	0
CONT_ASSIGN	287	0	0
CONT_ASSIGN	287	0	0
CONT_ASSIGN	287	0	0
CONT_ASSIGN	287	0	0
CONT_ASSIGN	287	0	0
CONT_ASSIGN	287	0	0
CONT_ASSIGN	287	0	0
CONT_ASSIGN	287	0	0
CONT_ASSIGN	287	0	0
CONT_ASSIGN	287	0	0
CONT_ASSIGN	287	0	0
CONT_ASSIGN	287	0	0
CONT_ASSIGN	287	0	0
CONT_ASSIGN	287	0	0
CONT_ASSIGN	287	0	0
CONT_ASSIGN	287	0	0
CONT_ASSIGN	287	0	0
CONT_ASSIGN	287	0	0
CONT_ASSIGN	287	0	0
CONT_ASSIGN	287	0	0
CONT_ASSIGN	287	0	0
CONT_ASSIGN	287	0	0
CONT_ASSIGN	287	0	0
CONT_ASSIGN	287	0	0
CONT_ASSIGN	287	0	0
CONT_ASSIGN	287	0	0
CONT_ASSIGN	287	0	0
CONT_ASSIGN	287	0	0
CONT_ASSIGN	287	0	0
CONT_ASSIGN	287	0	0
CONT_ASSIGN	287	0	0
CONT_ASSIGN	287	0	0
CONT_ASSIGN	287	0	0
CONT_ASSIGN	287	0	0
CONT_ASSIGN	287	0	0
CONT_ASSIGN	287	0	0
CONT_ASSIGN	287	0	0
CONT_ASSIGN	287	0	0
CONT_ASSIGN	287	0	0
CONT_ASSIGN	287	0	0
CONT_ASSIGN	287	0	0
CONT_ASSIGN	287	0	0
CONT_ASSIGN	288	0	0
CONT_ASSIGN	288	0	0
CONT_ASSIGN	288	0	0
CONT_ASSIGN	288	0	0
CONT_ASSIGN	288	0	0
CONT_ASSIGN	288	0	0
CONT_ASSIGN	288	0	0
CONT_ASSIGN	288	0	0
CONT_ASSIGN	288	0	0
CONT_ASSIGN	288	0	0
CONT_ASSIGN	288	0	0
CONT_ASSIGN	288	0	0
CONT_ASSIGN	288	0	0
CONT_ASSIGN	288	0	0
CONT_ASSIGN	288	0	0
CONT_ASSIGN	288	0	0
CONT_ASSIGN	288	0	0
CONT_ASSIGN	288	0	0
CONT_ASSIGN	288	0	0
CONT_ASSIGN	288	0	0
CONT_ASSIGN	288	0	0
CONT_ASSIGN	288	0	0
CONT_ASSIGN	288	0	0
CONT_ASSIGN	288	0	0
CONT_ASSIGN	288	0	0
CONT_ASSIGN	288	0	0
CONT_ASSIGN	288	0	0
CONT_ASSIGN	288	0	0
CONT_ASSIGN	288	0	0
CONT_ASSIGN	288	0	0
CONT_ASSIGN	288	0	0
CONT_ASSIGN	288	0	0
CONT_ASSIGN	288	0	0
CONT_ASSIGN	288	0	0
CONT_ASSIGN	288	0	0
CONT_ASSIGN	288	0	0
CONT_ASSIGN	288	0	0
CONT_ASSIGN	288	0	0
CONT_ASSIGN	288	0	0
CONT_ASSIGN	288	0	0
CONT_ASSIGN	288	0	0
CONT_ASSIGN	288	0	0
CONT_ASSIGN	288	0	0
CONT_ASSIGN	288	0	0
CONT_ASSIGN	288	0	0
CONT_ASSIGN	288	0	0
CONT_ASSIGN	288	0	0
CONT_ASSIGN	289	1	1	100.00
CONT_ASSIGN	289	1	1	100.00
CONT_ASSIGN	289	1	1	100.00
CONT_ASSIGN	289	1	1	100.00
CONT_ASSIGN	289	1	1	100.00
CONT_ASSIGN	289	1	1	100.00
CONT_ASSIGN	289	1	1	100.00
CONT_ASSIGN	289	1	1	100.00
CONT_ASSIGN	289	1	1	100.00
CONT_ASSIGN	289	1	1	100.00
CONT_ASSIGN	289	1	1	100.00
CONT_ASSIGN	289	1	1	100.00
CONT_ASSIGN	289	1	1	100.00
CONT_ASSIGN	289	1	1	100.00
CONT_ASSIGN	289	1	1	100.00
CONT_ASSIGN	289	1	1	100.00
CONT_ASSIGN	289	1	1	100.00
CONT_ASSIGN	289	1	1	100.00
CONT_ASSIGN	289	1	1	100.00
CONT_ASSIGN	289	1	1	100.00
CONT_ASSIGN	289	1	1	100.00
CONT_ASSIGN	289	1	1	100.00
CONT_ASSIGN	289	1	1	100.00
CONT_ASSIGN	289	1	1	100.00
CONT_ASSIGN	289	1	1	100.00
CONT_ASSIGN	289	1	1	100.00
CONT_ASSIGN	289	1	1	100.00
CONT_ASSIGN	289	1	1	100.00
CONT_ASSIGN	289	1	1	100.00
CONT_ASSIGN	289	1	1	100.00
CONT_ASSIGN	289	1	1	100.00
CONT_ASSIGN	289	1	1	100.00
CONT_ASSIGN	289	1	1	100.00
CONT_ASSIGN	289	1	1	100.00
CONT_ASSIGN	289	1	1	100.00
CONT_ASSIGN	289	1	1	100.00
CONT_ASSIGN	289	1	1	100.00
CONT_ASSIGN	289	1	1	100.00
CONT_ASSIGN	289	1	1	100.00
CONT_ASSIGN	289	1	1	100.00
CONT_ASSIGN	289	1	1	100.00
CONT_ASSIGN	289	1	1	100.00
CONT_ASSIGN	289	1	1	100.00
CONT_ASSIGN	289	1	1	100.00
CONT_ASSIGN	289	1	1	100.00
CONT_ASSIGN	289	1	1	100.00
CONT_ASSIGN	289	1	1	100.00
CONT_ASSIGN	290	1	1	100.00
CONT_ASSIGN	290	1	1	100.00
CONT_ASSIGN	290	1	1	100.00
CONT_ASSIGN	290	1	1	100.00
CONT_ASSIGN	290	1	1	100.00
CONT_ASSIGN	290	1	1	100.00
CONT_ASSIGN	290	1	1	100.00
CONT_ASSIGN	290	1	1	100.00
CONT_ASSIGN	290	1	1	100.00
CONT_ASSIGN	290	1	1	100.00
CONT_ASSIGN	290	1	1	100.00
CONT_ASSIGN	290	1	1	100.00
CONT_ASSIGN	290	1	1	100.00
CONT_ASSIGN	290	1	1	100.00
CONT_ASSIGN	290	1	1	100.00
CONT_ASSIGN	290	1	1	100.00
CONT_ASSIGN	290	1	1	100.00
CONT_ASSIGN	290	1	1	100.00
CONT_ASSIGN	290	1	1	100.00
CONT_ASSIGN	290	1	1	100.00
CONT_ASSIGN	290	1	1	100.00
CONT_ASSIGN	290	1	1	100.00
CONT_ASSIGN	290	1	1	100.00
CONT_ASSIGN	290	1	1	100.00
CONT_ASSIGN	290	1	1	100.00
CONT_ASSIGN	290	1	1	100.00
CONT_ASSIGN	290	1	1	100.00
CONT_ASSIGN	290	1	1	100.00
CONT_ASSIGN	290	1	1	100.00
CONT_ASSIGN	290	1	1	100.00
CONT_ASSIGN	290	1	1	100.00
CONT_ASSIGN	290	1	1	100.00
CONT_ASSIGN	290	1	1	100.00
CONT_ASSIGN	290	1	1	100.00
CONT_ASSIGN	290	1	1	100.00
CONT_ASSIGN	290	1	1	100.00
CONT_ASSIGN	290	1	1	100.00
CONT_ASSIGN	290	1	1	100.00
CONT_ASSIGN	290	1	1	100.00
CONT_ASSIGN	290	1	1	100.00
CONT_ASSIGN	290	1	1	100.00
CONT_ASSIGN	290	1	1	100.00
CONT_ASSIGN	290	1	1	100.00
CONT_ASSIGN	290	1	1	100.00
CONT_ASSIGN	290	1	1	100.00
CONT_ASSIGN	290	1	1	100.00
CONT_ASSIGN	290	1	1	100.00
CONT_ASSIGN	291	1	1	100.00
CONT_ASSIGN	291	1	1	100.00
CONT_ASSIGN	291	1	1	100.00
CONT_ASSIGN	291	1	1	100.00
CONT_ASSIGN	291	1	1	100.00
CONT_ASSIGN	291	1	1	100.00
CONT_ASSIGN	291	1	1	100.00
CONT_ASSIGN	291	1	1	100.00
CONT_ASSIGN	291	1	1	100.00
CONT_ASSIGN	291	1	1	100.00
CONT_ASSIGN	291	1	1	100.00
CONT_ASSIGN	291	1	1	100.00
CONT_ASSIGN	291	1	1	100.00
CONT_ASSIGN	291	1	1	100.00
CONT_ASSIGN	291	1	1	100.00
CONT_ASSIGN	291	1	1	100.00
CONT_ASSIGN	291	1	1	100.00
CONT_ASSIGN	291	1	1	100.00
CONT_ASSIGN	291	1	1	100.00
CONT_ASSIGN	291	1	1	100.00
CONT_ASSIGN	291	1	1	100.00
CONT_ASSIGN	291	1	1	100.00
CONT_ASSIGN	291	1	1	100.00
CONT_ASSIGN	291	1	1	100.00
CONT_ASSIGN	291	1	1	100.00
CONT_ASSIGN	291	1	1	100.00
CONT_ASSIGN	291	1	1	100.00
CONT_ASSIGN	291	1	1	100.00
CONT_ASSIGN	291	1	1	100.00
CONT_ASSIGN	291	1	1	100.00
CONT_ASSIGN	291	1	1	100.00
CONT_ASSIGN	291	1	1	100.00
CONT_ASSIGN	291	1	1	100.00
CONT_ASSIGN	291	1	1	100.00
CONT_ASSIGN	291	1	1	100.00
CONT_ASSIGN	291	1	1	100.00
CONT_ASSIGN	291	1	1	100.00
CONT_ASSIGN	291	1	1	100.00
CONT_ASSIGN	291	1	1	100.00
CONT_ASSIGN	291	1	1	100.00
CONT_ASSIGN	291	1	1	100.00
CONT_ASSIGN	291	1	1	100.00
CONT_ASSIGN	291	1	1	100.00
CONT_ASSIGN	291	1	1	100.00
CONT_ASSIGN	291	1	1	100.00
CONT_ASSIGN	291	1	1	100.00
CONT_ASSIGN	291	1	1	100.00
CONT_ASSIGN	292	1	1	100.00
CONT_ASSIGN	292	1	1	100.00
CONT_ASSIGN	292	1	1	100.00
CONT_ASSIGN	292	1	1	100.00
CONT_ASSIGN	292	1	1	100.00
CONT_ASSIGN	292	1	1	100.00
CONT_ASSIGN	292	1	1	100.00
CONT_ASSIGN	292	1	1	100.00
CONT_ASSIGN	292	1	1	100.00
CONT_ASSIGN	292	1	1	100.00
CONT_ASSIGN	292	1	1	100.00
CONT_ASSIGN	292	1	1	100.00
CONT_ASSIGN	292	1	1	100.00
CONT_ASSIGN	292	1	1	100.00
CONT_ASSIGN	292	1	1	100.00
CONT_ASSIGN	292	1	1	100.00
CONT_ASSIGN	292	1	1	100.00
CONT_ASSIGN	292	1	1	100.00
CONT_ASSIGN	292	1	1	100.00
CONT_ASSIGN	292	1	1	100.00
CONT_ASSIGN	292	1	1	100.00
CONT_ASSIGN	292	1	1	100.00
CONT_ASSIGN	292	1	1	100.00
CONT_ASSIGN	292	1	1	100.00
CONT_ASSIGN	292	1	1	100.00
CONT_ASSIGN	292	1	1	100.00
CONT_ASSIGN	292	1	1	100.00
CONT_ASSIGN	292	1	1	100.00
CONT_ASSIGN	292	1	1	100.00
CONT_ASSIGN	292	1	1	100.00
CONT_ASSIGN	292	1	1	100.00
CONT_ASSIGN	292	1	1	100.00
CONT_ASSIGN	292	1	1	100.00
CONT_ASSIGN	292	1	1	100.00
CONT_ASSIGN	292	1	1	100.00
CONT_ASSIGN	292	1	1	100.00
CONT_ASSIGN	292	1	1	100.00
CONT_ASSIGN	292	1	1	100.00
CONT_ASSIGN	292	1	1	100.00
CONT_ASSIGN	292	1	1	100.00
CONT_ASSIGN	292	1	1	100.00
CONT_ASSIGN	292	1	1	100.00
CONT_ASSIGN	292	1	1	100.00
CONT_ASSIGN	292	1	1	100.00
CONT_ASSIGN	292	1	1	100.00
CONT_ASSIGN	292	1	1	100.00
CONT_ASSIGN	292	1	1	100.00
CONT_ASSIGN	330	0	0
CONT_ASSIGN	331	1	1	100.00
CONT_ASSIGN	430	1	1	100.00
ALWAYS	433	15	15	100.00
CONT_ASSIGN	470	1	1	100.00
CONT_ASSIGN	474	1	1	100.00
CONT_ASSIGN	474	1	1	100.00
CONT_ASSIGN	474	1	1	100.00
CONT_ASSIGN	474	1	1	100.00
CONT_ASSIGN	474	1	1	100.00
CONT_ASSIGN	474	1	1	100.00
CONT_ASSIGN	474	1	1	100.00
CONT_ASSIGN	474	1	1	100.00
CONT_ASSIGN	474	1	1	100.00
CONT_ASSIGN	474	1	1	100.00
CONT_ASSIGN	474	1	1	100.00
CONT_ASSIGN	474	1	1	100.00
CONT_ASSIGN	474	1	1	100.00
CONT_ASSIGN	474	1	1	100.00
CONT_ASSIGN	474	1	1	100.00
CONT_ASSIGN	474	1	1	100.00
CONT_ASSIGN	474	1	1	100.00
CONT_ASSIGN	474	1	1	100.00
CONT_ASSIGN	474	1	1	100.00
CONT_ASSIGN	474	1	1	100.00
CONT_ASSIGN	474	1	1	100.00
CONT_ASSIGN	474	1	1	100.00
CONT_ASSIGN	474	1	1	100.00
CONT_ASSIGN	474	1	1	100.00
CONT_ASSIGN	474	1	1	100.00
CONT_ASSIGN	474	1	1	100.00
CONT_ASSIGN	474	1	1	100.00
CONT_ASSIGN	474	1	1	100.00
CONT_ASSIGN	474	1	1	100.00
CONT_ASSIGN	474	1	1	100.00
CONT_ASSIGN	474	1	1	100.00
CONT_ASSIGN	474	1	1	100.00
CONT_ASSIGN	474	1	1	100.00
CONT_ASSIGN	474	1	1	100.00
CONT_ASSIGN	474	1	1	100.00
CONT_ASSIGN	474	1	1	100.00
CONT_ASSIGN	474	1	1	100.00
CONT_ASSIGN	474	1	1	100.00
CONT_ASSIGN	474	1	1	100.00
CONT_ASSIGN	474	1	1	100.00
CONT_ASSIGN	474	1	1	100.00
CONT_ASSIGN	474	1	1	100.00
CONT_ASSIGN	474	1	1	100.00
CONT_ASSIGN	474	1	1	100.00
CONT_ASSIGN	474	1	1	100.00
CONT_ASSIGN	474	1	1	100.00
CONT_ASSIGN	474	1	1	100.00
CONT_ASSIGN	474	1	1	100.00
CONT_ASSIGN	474	1	1	100.00
CONT_ASSIGN	474	1	1	100.00
CONT_ASSIGN	474	1	1	100.00
CONT_ASSIGN	474	1	1	100.00
CONT_ASSIGN	474	1	1	100.00
CONT_ASSIGN	474	1	1	100.00
CONT_ASSIGN	474	1	1	100.00
CONT_ASSIGN	474	1	1	100.00
CONT_ASSIGN	474	1	1	100.00
CONT_ASSIGN	484	1	1	100.00
CONT_ASSIGN	485	1	1	100.00
CONT_ASSIGN	489	1	1	100.00
CONT_ASSIGN	489	1	1	100.00
CONT_ASSIGN	489	1	1	100.00
CONT_ASSIGN	489	1	1	100.00
CONT_ASSIGN	489	1	1	100.00
CONT_ASSIGN	489	1	1	100.00
CONT_ASSIGN	489	1	1	100.00
CONT_ASSIGN	489	1	1	100.00
CONT_ASSIGN	489	1	1	100.00
CONT_ASSIGN	489	1	1	100.00
CONT_ASSIGN	489	1	1	100.00
CONT_ASSIGN	489	1	1	100.00
CONT_ASSIGN	489	1	1	100.00
CONT_ASSIGN	489	1	1	100.00
CONT_ASSIGN	489	1	1	100.00
CONT_ASSIGN	489	1	1	100.00
CONT_ASSIGN	489	1	1	100.00
CONT_ASSIGN	489	1	1	100.00
CONT_ASSIGN	489	1	1	100.00
CONT_ASSIGN	489	1	1	100.00
CONT_ASSIGN	489	1	1	100.00
CONT_ASSIGN	489	1	1	100.00
CONT_ASSIGN	489	1	1	100.00
CONT_ASSIGN	489	1	1	100.00
CONT_ASSIGN	489	1	1	100.00
CONT_ASSIGN	489	1	1	100.00
CONT_ASSIGN	489	1	1	100.00
CONT_ASSIGN	489	1	1	100.00
CONT_ASSIGN	489	1	1	100.00
CONT_ASSIGN	489	1	1	100.00
CONT_ASSIGN	489	1	1	100.00
CONT_ASSIGN	489	1	1	100.00
CONT_ASSIGN	489	1	1	100.00
CONT_ASSIGN	489	1	1	100.00
CONT_ASSIGN	489	1	1	100.00
CONT_ASSIGN	489	1	1	100.00
CONT_ASSIGN	489	1	1	100.00
CONT_ASSIGN	489	1	1	100.00
CONT_ASSIGN	489	1	1	100.00
CONT_ASSIGN	489	1	1	100.00
CONT_ASSIGN	489	1	1	100.00
CONT_ASSIGN	489	1	1	100.00
CONT_ASSIGN	489	1	1	100.00
CONT_ASSIGN	489	1	1	100.00
CONT_ASSIGN	489	1	1	100.00
CONT_ASSIGN	489	1	1	100.00
CONT_ASSIGN	489	1	1	100.00
CONT_ASSIGN	493	1	1	100.00
CONT_ASSIGN	493	1	1	100.00
CONT_ASSIGN	493	1	1	100.00
CONT_ASSIGN	493	1	1	100.00
CONT_ASSIGN	493	1	1	100.00
CONT_ASSIGN	493	1	1	100.00
CONT_ASSIGN	493	1	1	100.00
CONT_ASSIGN	493	1	1	100.00
CONT_ASSIGN	493	1	1	100.00
CONT_ASSIGN	493	1	1	100.00
CONT_ASSIGN	493	1	1	100.00
CONT_ASSIGN	493	1	1	100.00
CONT_ASSIGN	493	1	1	100.00
CONT_ASSIGN	493	1	1	100.00
CONT_ASSIGN	493	1	1	100.00
CONT_ASSIGN	493	1	1	100.00
CONT_ASSIGN	493	1	1	100.00
CONT_ASSIGN	493	1	1	100.00
CONT_ASSIGN	493	1	1	100.00
CONT_ASSIGN	493	1	1	100.00
CONT_ASSIGN	493	1	1	100.00
CONT_ASSIGN	493	1	1	100.00
CONT_ASSIGN	493	1	1	100.00
CONT_ASSIGN	493	1	1	100.00
CONT_ASSIGN	493	1	1	100.00
CONT_ASSIGN	493	1	1	100.00
CONT_ASSIGN	493	1	1	100.00
CONT_ASSIGN	493	1	1	100.00
CONT_ASSIGN	493	1	1	100.00
CONT_ASSIGN	493	1	1	100.00
CONT_ASSIGN	493	1	1	100.00
CONT_ASSIGN	493	1	1	100.00
CONT_ASSIGN	493	1	1	100.00
CONT_ASSIGN	493	1	1	100.00
CONT_ASSIGN	493	1	1	100.00
CONT_ASSIGN	493	1	1	100.00
CONT_ASSIGN	493	1	1	100.00
CONT_ASSIGN	493	1	1	100.00
CONT_ASSIGN	493	1	1	100.00
CONT_ASSIGN	493	1	1	100.00
CONT_ASSIGN	493	1	1	100.00
CONT_ASSIGN	493	1	1	100.00
CONT_ASSIGN	493	1	1	100.00
CONT_ASSIGN	493	1	1	100.00
CONT_ASSIGN	493	1	1	100.00
CONT_ASSIGN	493	1	1	100.00
CONT_ASSIGN	493	1	1	100.00
CONT_ASSIGN	502	1	1	100.00
CONT_ASSIGN	502	1	1	100.00
CONT_ASSIGN	502	1	1	100.00
CONT_ASSIGN	502	1	1	100.00
CONT_ASSIGN	502	1	1	100.00
CONT_ASSIGN	502	1	1	100.00
CONT_ASSIGN	502	1	1	100.00
CONT_ASSIGN	502	1	1	100.00
CONT_ASSIGN	502	1	1	100.00
CONT_ASSIGN	502	1	1	100.00
CONT_ASSIGN	502	1	1	100.00
CONT_ASSIGN	502	1	1	100.00
CONT_ASSIGN	502	1	1	100.00
CONT_ASSIGN	502	1	1	100.00
CONT_ASSIGN	502	1	1	100.00
CONT_ASSIGN	502	1	1	100.00
CONT_ASSIGN	502	1	1	100.00
CONT_ASSIGN	502	1	1	100.00
CONT_ASSIGN	502	1	1	100.00
CONT_ASSIGN	502	1	1	100.00
CONT_ASSIGN	502	1	1	100.00
CONT_ASSIGN	502	1	1	100.00
CONT_ASSIGN	502	1	1	100.00
CONT_ASSIGN	502	1	1	100.00
CONT_ASSIGN	502	1	1	100.00
CONT_ASSIGN	502	1	1	100.00
CONT_ASSIGN	502	1	1	100.00
CONT_ASSIGN	502	1	1	100.00
CONT_ASSIGN	502	1	1	100.00
CONT_ASSIGN	502	1	1	100.00
CONT_ASSIGN	502	1	1	100.00
CONT_ASSIGN	502	1	1	100.00
CONT_ASSIGN	502	1	1	100.00
CONT_ASSIGN	502	1	1	100.00
CONT_ASSIGN	502	1	1	100.00
CONT_ASSIGN	502	1	1	100.00
CONT_ASSIGN	502	1	1	100.00
CONT_ASSIGN	502	1	1	100.00
CONT_ASSIGN	502	1	1	100.00
CONT_ASSIGN	502	1	1	100.00
CONT_ASSIGN	502	1	1	100.00
CONT_ASSIGN	502	1	1	100.00
CONT_ASSIGN	502	1	1	100.00
CONT_ASSIGN	502	1	1	100.00
CONT_ASSIGN	502	1	1	100.00
CONT_ASSIGN	502	1	1	100.00
CONT_ASSIGN	502	1	1	100.00
CONT_ASSIGN	506	1	1	100.00
CONT_ASSIGN	506	1	1	100.00
CONT_ASSIGN	506	1	1	100.00
CONT_ASSIGN	506	1	1	100.00
CONT_ASSIGN	506	1	1	100.00
CONT_ASSIGN	506	1	1	100.00
CONT_ASSIGN	506	1	1	100.00
CONT_ASSIGN	506	1	1	100.00
CONT_ASSIGN	506	1	1	100.00
CONT_ASSIGN	506	1	1	100.00
CONT_ASSIGN	506	1	1	100.00
CONT_ASSIGN	506	1	1	100.00
CONT_ASSIGN	506	1	1	100.00
CONT_ASSIGN	506	1	1	100.00
CONT_ASSIGN	506	1	1	100.00
CONT_ASSIGN	506	1	1	100.00
CONT_ASSIGN	506	1	1	100.00
CONT_ASSIGN	506	1	1	100.00
CONT_ASSIGN	506	1	1	100.00
CONT_ASSIGN	506	1	1	100.00
CONT_ASSIGN	506	1	1	100.00
CONT_ASSIGN	506	1	1	100.00
CONT_ASSIGN	506	1	1	100.00
CONT_ASSIGN	506	1	1	100.00
CONT_ASSIGN	506	1	1	100.00
CONT_ASSIGN	506	1	1	100.00
CONT_ASSIGN	506	1	1	100.00
CONT_ASSIGN	506	1	1	100.00
CONT_ASSIGN	506	1	1	100.00
CONT_ASSIGN	506	1	1	100.00
CONT_ASSIGN	506	1	1	100.00
CONT_ASSIGN	506	1	1	100.00
CONT_ASSIGN	506	1	1	100.00
CONT_ASSIGN	506	1	1	100.00
CONT_ASSIGN	506	1	1	100.00
CONT_ASSIGN	506	1	1	100.00
CONT_ASSIGN	506	1	1	100.00
CONT_ASSIGN	506	1	1	100.00
CONT_ASSIGN	506	1	1	100.00
CONT_ASSIGN	506	1	1	100.00
CONT_ASSIGN	506	1	1	100.00
CONT_ASSIGN	506	1	1	100.00
CONT_ASSIGN	506	1	1	100.00
CONT_ASSIGN	506	1	1	100.00
CONT_ASSIGN	506	1	1	100.00
CONT_ASSIGN	506	1	1	100.00
CONT_ASSIGN	506	1	1	100.00
CONT_ASSIGN	511	1	1	100.00
CONT_ASSIGN	511	1	1	100.00
CONT_ASSIGN	511	1	1	100.00
CONT_ASSIGN	511	1	1	100.00
CONT_ASSIGN	511	1	1	100.00
CONT_ASSIGN	511	1	1	100.00
CONT_ASSIGN	511	1	1	100.00
CONT_ASSIGN	511	1	1	100.00
CONT_ASSIGN	511	1	1	100.00
CONT_ASSIGN	511	1	1	100.00
CONT_ASSIGN	511	1	1	100.00
CONT_ASSIGN	511	1	1	100.00
CONT_ASSIGN	511	1	1	100.00
CONT_ASSIGN	511	1	1	100.00
CONT_ASSIGN	511	1	1	100.00
CONT_ASSIGN	511	1	1	100.00
CONT_ASSIGN	511	1	1	100.00
CONT_ASSIGN	511	1	1	100.00
CONT_ASSIGN	511	1	1	100.00
CONT_ASSIGN	511	1	1	100.00
CONT_ASSIGN	511	1	1	100.00
CONT_ASSIGN	511	1	1	100.00
CONT_ASSIGN	511	1	1	100.00
CONT_ASSIGN	511	1	1	100.00
CONT_ASSIGN	511	1	1	100.00
CONT_ASSIGN	511	1	1	100.00
CONT_ASSIGN	511	1	1	100.00
CONT_ASSIGN	511	1	1	100.00
CONT_ASSIGN	511	1	1	100.00
CONT_ASSIGN	511	1	1	100.00
CONT_ASSIGN	511	1	1	100.00
CONT_ASSIGN	511	1	1	100.00
CONT_ASSIGN	511	1	1	100.00
CONT_ASSIGN	511	1	1	100.00
CONT_ASSIGN	511	1	1	100.00
CONT_ASSIGN	511	1	1	100.00
CONT_ASSIGN	511	1	1	100.00
CONT_ASSIGN	511	1	1	100.00
CONT_ASSIGN	511	1	1	100.00
CONT_ASSIGN	511	1	1	100.00
CONT_ASSIGN	511	1	1	100.00
CONT_ASSIGN	511	1	1	100.00
CONT_ASSIGN	511	1	1	100.00
CONT_ASSIGN	511	1	1	100.00
CONT_ASSIGN	511	1	1	100.00
CONT_ASSIGN	511	1	1	100.00
CONT_ASSIGN	511	1	1	100.00
CONT_ASSIGN	513	1	1	100.00
CONT_ASSIGN	513	1	1	100.00
CONT_ASSIGN	513	1	1	100.00
CONT_ASSIGN	513	1	1	100.00
CONT_ASSIGN	513	1	1	100.00
CONT_ASSIGN	513	1	1	100.00
CONT_ASSIGN	513	1	1	100.00
CONT_ASSIGN	513	1	1	100.00
CONT_ASSIGN	513	1	1	100.00
CONT_ASSIGN	513	1	1	100.00
CONT_ASSIGN	513	1	1	100.00
CONT_ASSIGN	513	1	1	100.00
CONT_ASSIGN	513	1	1	100.00
CONT_ASSIGN	513	1	1	100.00
CONT_ASSIGN	513	1	1	100.00
CONT_ASSIGN	513	1	1	100.00
CONT_ASSIGN	513	1	1	100.00
CONT_ASSIGN	513	1	1	100.00
CONT_ASSIGN	513	1	1	100.00
CONT_ASSIGN	513	1	1	100.00
CONT_ASSIGN	513	1	1	100.00
CONT_ASSIGN	513	1	1	100.00
CONT_ASSIGN	513	1	1	100.00
CONT_ASSIGN	513	1	1	100.00
CONT_ASSIGN	513	1	1	100.00
CONT_ASSIGN	513	1	1	100.00
CONT_ASSIGN	513	1	1	100.00
CONT_ASSIGN	513	1	1	100.00
CONT_ASSIGN	513	1	1	100.00
CONT_ASSIGN	513	1	1	100.00
CONT_ASSIGN	513	1	1	100.00
CONT_ASSIGN	513	1	1	100.00
CONT_ASSIGN	513	1	1	100.00
CONT_ASSIGN	513	1	1	100.00
CONT_ASSIGN	513	1	1	100.00
CONT_ASSIGN	513	1	1	100.00
CONT_ASSIGN	513	1	1	100.00
CONT_ASSIGN	513	1	1	100.00
CONT_ASSIGN	513	1	1	100.00
CONT_ASSIGN	513	1	1	100.00
CONT_ASSIGN	513	1	1	100.00
CONT_ASSIGN	513	1	1	100.00
CONT_ASSIGN	513	1	1	100.00
CONT_ASSIGN	513	1	1	100.00
CONT_ASSIGN	513	1	1	100.00
CONT_ASSIGN	513	1	1	100.00
CONT_ASSIGN	513	1	1	100.00
CONT_ASSIGN	521	1	1	100.00
CONT_ASSIGN	525	1	1	100.00
CONT_ASSIGN	525	1	1	100.00
CONT_ASSIGN	525	1	1	100.00
CONT_ASSIGN	525	1	1	100.00
CONT_ASSIGN	525	1	1	100.00
CONT_ASSIGN	525	1	1	100.00
CONT_ASSIGN	525	1	1	100.00
CONT_ASSIGN	525	1	1	100.00
CONT_ASSIGN	525	1	1	100.00
CONT_ASSIGN	525	1	1	100.00
CONT_ASSIGN	525	1	1	100.00
CONT_ASSIGN	525	1	1	100.00
CONT_ASSIGN	525	1	1	100.00
CONT_ASSIGN	525	1	1	100.00
CONT_ASSIGN	525	1	1	100.00
CONT_ASSIGN	525	1	1	100.00
CONT_ASSIGN	529	1	1	100.00
CONT_ASSIGN	529	1	1	100.00
CONT_ASSIGN	529	1	1	100.00
CONT_ASSIGN	529	1	1	100.00
CONT_ASSIGN	529	1	1	100.00
CONT_ASSIGN	529	1	1	100.00
CONT_ASSIGN	529	1	1	100.00
CONT_ASSIGN	529	1	1	100.00
CONT_ASSIGN	529	1	1	100.00
CONT_ASSIGN	529	1	1	100.00
CONT_ASSIGN	529	1	1	100.00
CONT_ASSIGN	529	1	1	100.00
CONT_ASSIGN	529	1	1	100.00
CONT_ASSIGN	529	1	1	100.00
CONT_ASSIGN	529	1	1	100.00
CONT_ASSIGN	529	1	1	100.00
CONT_ASSIGN	538	1	1	100.00
CONT_ASSIGN	538	1	1	100.00
CONT_ASSIGN	538	1	1	100.00
CONT_ASSIGN	538	1	1	100.00
CONT_ASSIGN	538	1	1	100.00
CONT_ASSIGN	538	1	1	100.00
CONT_ASSIGN	538	1	1	100.00
CONT_ASSIGN	538	1	1	100.00
CONT_ASSIGN	538	1	1	100.00
CONT_ASSIGN	538	1	1	100.00
CONT_ASSIGN	538	1	1	100.00
CONT_ASSIGN	538	1	1	100.00
CONT_ASSIGN	538	1	0	0.00
CONT_ASSIGN	538	1	1	100.00
CONT_ASSIGN	538	1	1	100.00
CONT_ASSIGN	538	1	1	100.00
CONT_ASSIGN	542	1	1	100.00
CONT_ASSIGN	542	1	1	100.00
CONT_ASSIGN	542	1	1	100.00
CONT_ASSIGN	542	1	1	100.00
CONT_ASSIGN	542	1	1	100.00
CONT_ASSIGN	542	1	1	100.00
CONT_ASSIGN	542	1	1	100.00
CONT_ASSIGN	542	1	1	100.00
CONT_ASSIGN	542	1	1	100.00
CONT_ASSIGN	542	1	1	100.00
CONT_ASSIGN	542	1	1	100.00
CONT_ASSIGN	542	1	1	100.00
CONT_ASSIGN	542	1	1	100.00
CONT_ASSIGN	542	1	1	100.00
CONT_ASSIGN	542	1	1	100.00
CONT_ASSIGN	542	1	1	100.00
CONT_ASSIGN	547	1	1	100.00
CONT_ASSIGN	547	1	1	100.00
CONT_ASSIGN	547	1	1	100.00
CONT_ASSIGN	547	1	1	100.00
CONT_ASSIGN	547	1	1	100.00
CONT_ASSIGN	547	1	1	100.00
CONT_ASSIGN	547	1	1	100.00
CONT_ASSIGN	547	1	1	100.00
CONT_ASSIGN	547	1	1	100.00
CONT_ASSIGN	547	1	1	100.00
CONT_ASSIGN	547	1	1	100.00
CONT_ASSIGN	547	1	1	100.00
CONT_ASSIGN	547	1	1	100.00
CONT_ASSIGN	547	1	1	100.00
CONT_ASSIGN	547	1	1	100.00
CONT_ASSIGN	547	1	1	100.00
CONT_ASSIGN	549	1	1	100.00
CONT_ASSIGN	549	1	1	100.00
CONT_ASSIGN	549	1	1	100.00
CONT_ASSIGN	549	1	1	100.00
CONT_ASSIGN	549	1	1	100.00
CONT_ASSIGN	549	1	1	100.00
CONT_ASSIGN	549	1	1	100.00
CONT_ASSIGN	549	1	1	100.00
CONT_ASSIGN	549	1	1	100.00
CONT_ASSIGN	549	1	1	100.00
CONT_ASSIGN	549	1	1	100.00
CONT_ASSIGN	549	1	1	100.00
CONT_ASSIGN	549	1	1	100.00
CONT_ASSIGN	549	1	1	100.00
CONT_ASSIGN	549	1	1	100.00
CONT_ASSIGN	549	1	1	100.00
ALWAYS	562	3	2	66.67
CONT_ASSIGN	568	1	1	100.00
CONT_ASSIGN	568	1	1	100.00
CONT_ASSIGN	568	1	1	100.00
CONT_ASSIGN	568	1	1	100.00
CONT_ASSIGN	568	1	1	100.00
CONT_ASSIGN	568	1	1	100.00
CONT_ASSIGN	568	1	1	100.00
CONT_ASSIGN	568	1	1	100.00
CONT_ASSIGN	568	1	1	100.00
CONT_ASSIGN	568	1	1	100.00
CONT_ASSIGN	568	1	1	100.00
CONT_ASSIGN	568	1	1	100.00
CONT_ASSIGN	568	1	1	100.00
CONT_ASSIGN	568	1	1	100.00
CONT_ASSIGN	568	1	1	100.00
CONT_ASSIGN	582	1	1	100.00
CONT_ASSIGN	582	1	1	100.00
CONT_ASSIGN	582	1	1	100.00
CONT_ASSIGN	582	1	1	100.00
CONT_ASSIGN	582	1	1	100.00
CONT_ASSIGN	582	1	1	100.00
CONT_ASSIGN	582	1	1	100.00
CONT_ASSIGN	582	1	1	100.00
CONT_ASSIGN	582	1	1	100.00
CONT_ASSIGN	582	1	1	100.00
CONT_ASSIGN	582	1	1	100.00
CONT_ASSIGN	582	1	1	100.00
CONT_ASSIGN	582	1	1	100.00
CONT_ASSIGN	582	1	1	100.00
CONT_ASSIGN	582	1	1	100.00
CONT_ASSIGN	582	1	1	100.00
CONT_ASSIGN	582	1	1	100.00
CONT_ASSIGN	582	1	1	100.00
CONT_ASSIGN	582	1	1	100.00
CONT_ASSIGN	582	1	1	100.00
CONT_ASSIGN	582	1	1	100.00
CONT_ASSIGN	582	1	1	100.00
CONT_ASSIGN	582	1	1	100.00
CONT_ASSIGN	582	1	1	100.00
CONT_ASSIGN	582	1	1	100.00
CONT_ASSIGN	582	1	1	100.00
CONT_ASSIGN	582	1	1	100.00
CONT_ASSIGN	582	1	1	100.00
CONT_ASSIGN	582	1	1	100.00
CONT_ASSIGN	582	1	1	100.00
CONT_ASSIGN	582	1	1	100.00
CONT_ASSIGN	582	1	1	100.00
CONT_ASSIGN	582	1	1	100.00
CONT_ASSIGN	582	1	1	100.00
CONT_ASSIGN	582	1	1	100.00
CONT_ASSIGN	582	1	1	100.00
CONT_ASSIGN	582	1	1	100.00
CONT_ASSIGN	582	1	1	100.00
CONT_ASSIGN	582	1	1	100.00
CONT_ASSIGN	582	1	1	100.00
CONT_ASSIGN	582	1	1	100.00
CONT_ASSIGN	582	1	1	100.00
CONT_ASSIGN	582	1	1	100.00
CONT_ASSIGN	582	1	1	100.00
CONT_ASSIGN	582	1	1	100.00
CONT_ASSIGN	582	1	1	100.00
CONT_ASSIGN	582	1	1	100.00
CONT_ASSIGN	591	1	1	100.00
CONT_ASSIGN	596	1	1	100.00
CONT_ASSIGN	601	1	1	100.00
CONT_ASSIGN	601	1	1	100.00
CONT_ASSIGN	601	1	1	100.00
CONT_ASSIGN	601	1	1	100.00
CONT_ASSIGN	601	1	1	100.00
CONT_ASSIGN	601	1	1	100.00
CONT_ASSIGN	601	1	1	100.00
CONT_ASSIGN	601	1	1	100.00
CONT_ASSIGN	622	1	1	100.00
CONT_ASSIGN	622	1	0	0.00
CONT_ASSIGN	622	1	1	100.00
CONT_ASSIGN	622	1	1	100.00
CONT_ASSIGN	622	1	0	0.00
CONT_ASSIGN	622	1	1	100.00
CONT_ASSIGN	622	1	0	0.00
CONT_ASSIGN	622	1	0	0.00
CONT_ASSIGN	626	1	1	100.00

Click here to see the source line report.

---

Cond Coverage for Instance : tb.dut.top_earlgrey.u_pinmux_aon

	Total	Covered	Percent
Conditions	1977	1652	83.56
Logical	1977	1652	83.56
Non-Logical	0	0
Event	0	0

This module contains a very large number of conditions, so the report has been split into multiple pages, by source line number. Click on the line number range in the table below to see the condition coverage for that section of the module.

Line numbers	Percent
133-502	96.85
502	77.90
502-506	81.03
506-511	79.33
511-538	91.53
538-601	77.85

---

Toggle Coverage for Instance : tb.dut.top_earlgrey.u_pinmux_aon

	Total	Covered	Percent
Totals	463	454	98.06
Total Bits	2066	2042	98.84
Total Bits 0->1	1033	1022	98.94
Total Bits 1->0	1033	1020	98.74

Ports	463	454	98.06
Port Bits	2066	2042	98.84
Port Bits 0->1	1033	1022	98.94
Port Bits 1->0	1033	1020	98.74

Port Details

Name	Toggle	Toggle 1->0	Tests	Toggle 0->1	Tests	Direction	Exclude Annotation
clk_i	Yes	Yes	T1,T2,T3	Yes	T1,T2,T3	INPUT
rst_ni	Yes	Yes	T46,T33,T34	Yes	T1,T2,T3	INPUT
rst_sys_ni	Yes	Yes	T46,T33,T34	Yes	T1,T2,T3	INPUT
scanmode_i[3:0]	Unreachable	Unreachable		Unreachable		INPUT
clk_aon_i	Yes	Yes	T1,T2,T3	Yes	T1,T2,T3	INPUT
rst_aon_ni	Yes	Yes	T46,T33,T34	Yes	T1,T2,T3	INPUT
pin_wkup_req_o	Yes	Yes	T6,T7,T73	Yes	T6,T25,T7	OUTPUT
usb_wkup_req_o	Yes	Yes	T9,T73,T74	Yes	T9,T73,T74	OUTPUT
sleep_en_i	Yes	Yes	T1,T2,T3	Yes	T8,T6,T25	INPUT
strap_en_i	Yes	Yes	T1,T2,T3	Yes	T1,T2,T3	INPUT
strap_en_override_i	Unreachable	Unreachable		Unreachable		INPUT
lc_dft_en_i[3:0]	Yes	Yes	T46,T47,T41	Yes	T1,T2,T3	INPUT
lc_hw_debug_en_i[3:0]	Yes	Yes	T46,T47,T41	Yes	T1,T2,T3	INPUT
lc_check_byp_en_i[3:0]	Yes	Yes	T33,T34,T41	Yes	T33,T34,T81	INPUT
lc_escalate_en_i[3:0]	Yes	Yes	T46,T47,T82	Yes	T46,T33,T34	INPUT
pinmux_hw_debug_en_o[3:0]	Yes	Yes	T46,T47,T41	Yes	T1,T2,T3	OUTPUT
dft_strap_test_o.straps[1:0]	No	No		Yes	T37,T83,T84	OUTPUT
dft_strap_test_o.valid	Yes	Yes	T46,T47,T41	Yes	T1,T2,T3	OUTPUT
dft_hold_tap_sel_i	Unreachable	Unreachable		Unreachable		INPUT
lc_jtag_o.tdi	Yes	Yes	T39,T33,T34	Yes	T39,T33,T34	OUTPUT
lc_jtag_o.trst_n	Yes	Yes	T33,T34,T41	Yes	T39,T33,T34	OUTPUT
lc_jtag_o.tms	Yes	Yes	T39,T33,T34	Yes	T39,T33,T34	OUTPUT
lc_jtag_o.tck	Yes	Yes	T39,T33,T34	Yes	T39,T33,T34	OUTPUT
lc_jtag_i.tdo_oe	Yes	Yes	T39,T33,T34	Yes	T39,T33,T34	INPUT
lc_jtag_i.tdo	Yes	Yes	T39,T33,T34	Yes	T39,T33,T34	INPUT
rv_jtag_o.tdi	Yes	Yes	T35,T85,T86	Yes	T35,T85,T86	OUTPUT
rv_jtag_o.trst_n	Yes	Yes	T35,T85,T87	Yes	T35,T85,T86	OUTPUT
rv_jtag_o.tms	Yes	Yes	T35,T85,T86	Yes	T35,T85,T86	OUTPUT
rv_jtag_o.tck	Yes	Yes	T35,T85,T86	Yes	T35,T85,T86	OUTPUT
rv_jtag_i.tdo_oe	Yes	Yes	T35,T85,T86	Yes	T35,T85,T86	INPUT
rv_jtag_i.tdo	Yes	Yes	T35,T85,T86	Yes	T35,T85,T86	INPUT
dft_jtag_o.tdi	Yes	Yes	T37,T88,T83	Yes	T37,T88,T83	OUTPUT
dft_jtag_o.trst_n	Yes	Yes	T37,T88,T83	Yes	T37,T88,T83	OUTPUT
dft_jtag_o.tms	Yes	Yes	T37,T88,T83	Yes	T37,T88,T83	OUTPUT
dft_jtag_o.tck	Yes	Yes	T37,T88,T83	Yes	T37,T88,T83	OUTPUT
dft_jtag_i.tdo_oe	Yes	Yes	T36,T37,T88	Yes	T36,T37,T88	INPUT
dft_jtag_i.tdo	Yes	Yes	T36,T37,T88	Yes	T36,T37,T88	INPUT
usbdev_dppullup_en_i	Yes	Yes	T4,T9,T10	Yes	T4,T9,T10	INPUT
usbdev_dnpullup_en_i	Yes	Yes	T4,T9,T89	Yes	T4,T9,T89	INPUT
usb_dppullup_en_o	Yes	Yes	T4,T9,T10	Yes	T4,T9,T10	OUTPUT
usb_dnpullup_en_o	Yes	Yes	T4,T9,T89	Yes	T4,T9,T89	OUTPUT
usbdev_suspend_req_i	Yes	Yes	T9,T73,T74	Yes	T9,T73,T74	INPUT
usbdev_wake_ack_i	Yes	Yes	T9,T73,T74	Yes	T9,T73,T74	INPUT
usbdev_bus_not_idle_o	Yes	Yes	T73,T74,T90	Yes	T73,T74,T90	OUTPUT
usbdev_bus_reset_o	Yes	Yes	T9	Yes	T9	OUTPUT
usbdev_sense_lost_o	Yes	Yes	T73,T74,T90	Yes	T73,T74,T90	OUTPUT
usbdev_wake_detect_active_o	Yes	Yes	T9,T73,T74	Yes	T9,T73,T74	OUTPUT
tl_i.d_ready	Yes	Yes	T1,T2,T3	Yes	T1,T2,T3	INPUT
tl_i.a_user.data_intg[6:0]	Yes	Yes	T1,T2,T3	Yes	T1,T2,T3	INPUT
tl_i.a_user.cmd_intg[6:0]	Yes	Yes	T1,T2,T3	Yes	T1,T2,T3	INPUT
tl_i.a_user.instr_type[3:0]	Yes	Yes	T1,T2,T3	Yes	T1,T2,T3	INPUT
tl_i.a_user.rsvd[4:0]	Unreachable	Unreachable		Unreachable		INPUT
tl_i.a_data[31:0]	Yes	Yes	T1,T2,T3	Yes	T1,T2,T3	INPUT
tl_i.a_mask[3:0]	Yes	Yes	T1,T2,T3	Yes	T1,T2,T3	INPUT
tl_i.a_address[11:0]	Yes	Yes	*T91,*T92,*T93	Yes	T91,T92,T93	INPUT
tl_i.a_address[16:12]	Unreachable	Unreachable		Unreachable		INPUT
tl_i.a_address[18:17]	Yes	Yes	T1,T2,T3	Yes	T1,T2,T3	INPUT
tl_i.a_address[21:19]	Unreachable	Unreachable		Unreachable		INPUT
tl_i.a_address[22]	Yes	Yes	*T1,*T2,*T3	Yes	T1,T2,T3	INPUT
tl_i.a_address[29:23]	Unreachable	Unreachable		Unreachable		INPUT
tl_i.a_address[30]	Yes	Yes	*T1,*T2,*T3	Yes	T1,T2,T3	INPUT
tl_i.a_address[31]	Unreachable	Unreachable		Unreachable		INPUT
tl_i.a_source[5:0]	Yes	Yes	*T35,*T94,*T40	Yes	T35,T94,T40	INPUT
tl_i.a_source[7:6]	Unreachable	Unreachable		Unreachable		INPUT
tl_i.a_size[1:0]	Yes	Yes	T91,T92,T93	Yes	T91,T92,T93	INPUT
tl_i.a_param[2:0]	Unreachable	Unreachable		Unreachable		INPUT
tl_i.a_opcode[2:0]	Yes	Yes	T40,T95,T96	Yes	T40,T95,T96	INPUT
tl_i.a_valid	Yes	Yes	T1,T2,T3	Yes	T1,T2,T3	INPUT
tl_o.a_ready	Yes	Yes	T1,T2,T3	Yes	T1,T2,T3	OUTPUT
tl_o.d_error	Yes	Yes	T91,T92,T97	Yes	T91,T92,T97	OUTPUT
tl_o.d_user.data_intg[6:0]	Yes	Yes	T1,T2,T3	Yes	T1,T2,T3	OUTPUT
tl_o.d_user.rsp_intg[6:0]	Yes	Yes	T1,T2,T3	Yes	T1,T2,T3	OUTPUT
tl_o.d_data[31:0]	Yes	Yes	T1,T2,T3	Yes	T1,T2,T3	OUTPUT
tl_o.d_sink	Yes	Yes	T91,T92,T97	Yes	T91,T92,T97	OUTPUT
tl_o.d_source[5:0]	Yes	Yes	*T70,*T97,*T98	Yes	T70,T91,T92	OUTPUT
tl_o.d_source[7:6]	Unreachable	Unreachable		Unreachable		OUTPUT
tl_o.d_size[1:0]	Yes	Yes	T91,T92,T97	Yes	T91,T92,T97	OUTPUT
tl_o.d_param[2:0]	Unreachable	Unreachable		Unreachable		OUTPUT
tl_o.d_opcode[0]	Yes	Yes	*T1,*T2,*T3	Yes	T1,T2,T3	OUTPUT
tl_o.d_opcode[2:1]	Unreachable	Unreachable		Unreachable		OUTPUT
tl_o.d_valid	Yes	Yes	T1,T2,T3	Yes	T1,T2,T3	OUTPUT
alert_rx_i[0].ack_n	Yes	Yes	T1,T2,T3	Yes	T1,T2,T3	INPUT
alert_rx_i[0].ack_p	Yes	Yes	T99,T75,T100	Yes	T99,T75,T100	INPUT
alert_rx_i[0].ping_n	Yes	Yes	T99,T100,T101	Yes	T99,T100,T101	INPUT
alert_rx_i[0].ping_p	Yes	Yes	T99,T100,T101	Yes	T99,T100,T101	INPUT
alert_tx_o[0].alert_n	Yes	Yes	T1,T2,T3	Yes	T1,T2,T3	OUTPUT
alert_tx_o[0].alert_p	Yes	Yes	T99,T75,T100	Yes	T99,T75,T100	OUTPUT
periph_to_mio_i[74:0]	Yes	Yes	T6,T29,T14	Yes	T6,T29,T14	INPUT
periph_to_mio_oe_i[74:0]	Yes	Yes	T29,T95,T44	Yes	T6,T7,T29	INPUT
mio_to_periph_o[56:0]	Yes	Yes	T7,T29,T43	Yes	T7,T29,T43	OUTPUT
periph_to_dio_i[11:0]	Yes	Yes	*T4,*T9,*T10	Yes	T10,T20,T42	INPUT
periph_to_dio_i[13:12]	No	No		No		INPUT
periph_to_dio_i[15:14]	Yes	Yes	T11,T12,T13	Yes	T11,T12,T13	INPUT
periph_to_dio_oe_i[15:0]	Yes	Yes	T10,T20,T42	Yes	T10,T20,T42	INPUT
dio_to_periph_o[15:0]	Yes	Yes	T2,T4,T8	Yes	T4,T9,T10	OUTPUT
mio_attr_o[0].invert	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[0].virt_od_en	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[0].pull_en	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[0].pull_select	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[0].keep_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[0].schmitt_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[0].od_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[0].input_disable	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[0].slew_rate[1:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[0].drive_strength[0]	Yes	Yes	*T22,*T23,*T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[0].drive_strength[3:1]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[1].invert	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[1].virt_od_en	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[1].pull_en	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[1].pull_select	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[1].keep_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[1].schmitt_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[1].od_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[1].input_disable	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[1].slew_rate[1:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[1].drive_strength[0]	Yes	Yes	*T22,*T23,*T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[1].drive_strength[3:1]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[2].invert	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[2].virt_od_en	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[2].pull_en	Yes	Yes	T22,T23,T24	Yes	T11,T49,T50	OUTPUT
mio_attr_o[2].pull_select	Yes	Yes	T22,T23,T24	Yes	T11,T49,T50	OUTPUT
mio_attr_o[2].keep_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[2].schmitt_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[2].od_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[2].input_disable	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[2].slew_rate[1:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[2].drive_strength[0]	Yes	Yes	*T22,*T23,*T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[2].drive_strength[3:1]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[3].invert	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[3].virt_od_en	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[3].pull_en	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[3].pull_select	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[3].keep_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[3].schmitt_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[3].od_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[3].input_disable	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[3].slew_rate[1:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[3].drive_strength[0]	Yes	Yes	*T22,*T23,*T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[3].drive_strength[3:1]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[4].invert	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[4].virt_od_en	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[4].pull_en	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[4].pull_select	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[4].keep_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[4].schmitt_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[4].od_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[4].input_disable	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[4].slew_rate[1:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[4].drive_strength[0]	Yes	Yes	*T22,*T23,*T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[4].drive_strength[3:1]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[5].invert	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[5].virt_od_en	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[5].pull_en	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[5].pull_select	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[5].keep_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[5].schmitt_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[5].od_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[5].input_disable	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[5].slew_rate[1:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[5].drive_strength[0]	Yes	Yes	*T22,*T23,*T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[5].drive_strength[3:1]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[6].invert	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[6].virt_od_en	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[6].pull_en	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[6].pull_select	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[6].keep_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[6].schmitt_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[6].od_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[6].input_disable	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[6].slew_rate[1:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[6].drive_strength[0]	Yes	Yes	*T22,*T23,*T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[6].drive_strength[3:1]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[7].invert	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[7].virt_od_en	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[7].pull_en	Yes	Yes	T22,T23,T24	Yes	T15,T53,T54	OUTPUT
mio_attr_o[7].pull_select	Yes	Yes	T22,T23,T24	Yes	T15,T53,T54	OUTPUT
mio_attr_o[7].keep_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[7].schmitt_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[7].od_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[7].input_disable	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[7].slew_rate[1:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[7].drive_strength[0]	Yes	Yes	*T22,*T23,*T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[7].drive_strength[3:1]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[8].invert	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[8].virt_od_en	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[8].pull_en	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[8].pull_select	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[8].keep_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[8].schmitt_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[8].od_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[8].input_disable	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[8].slew_rate[1:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[8].drive_strength[0]	Yes	Yes	*T22,*T23,*T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[8].drive_strength[3:1]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[9].invert	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[9].virt_od_en	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[9].pull_en	Yes	Yes	T22,T23,T24	Yes	T11,T49,T50	OUTPUT
mio_attr_o[9].pull_select	Yes	Yes	T22,T23,T24	Yes	T11,T49,T50	OUTPUT
mio_attr_o[9].keep_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[9].schmitt_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[9].od_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[9].input_disable	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[9].slew_rate[1:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[9].drive_strength[0]	Yes	Yes	*T22,*T23,*T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[9].drive_strength[3:1]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[10].invert	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[10].virt_od_en	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[10].pull_en	Yes	Yes	T22,T23,T24	Yes	T11,T12,T13	OUTPUT
mio_attr_o[10].pull_select	Yes	Yes	T22,T23,T24	Yes	T11,T12,T13	OUTPUT
mio_attr_o[10].keep_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[10].schmitt_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[10].od_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[10].input_disable	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[10].slew_rate[1:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[10].drive_strength[0]	Yes	Yes	*T22,*T23,*T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[10].drive_strength[3:1]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[11].invert	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[11].virt_od_en	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[11].pull_en	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[11].pull_select	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[11].keep_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[11].schmitt_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[11].od_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[11].input_disable	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[11].slew_rate[1:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[11].drive_strength[0]	Yes	Yes	*T22,*T23,*T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[11].drive_strength[3:1]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[12].invert	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[12].virt_od_en	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[12].pull_en	Yes	Yes	T22,T23,T24	Yes	T11,T12,T13	OUTPUT
mio_attr_o[12].pull_select	Yes	Yes	T22,T23,T24	Yes	T11,T12,T13	OUTPUT
mio_attr_o[12].keep_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[12].schmitt_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[12].od_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[12].input_disable	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[12].slew_rate[1:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[12].drive_strength[0]	Yes	Yes	*T22,*T23,*T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[12].drive_strength[3:1]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[13].invert	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[13].virt_od_en	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[13].pull_en	Yes	Yes	T22,T23,T24	Yes	T11,T14,T49	OUTPUT
mio_attr_o[13].pull_select	Yes	Yes	T22,T23,T24	Yes	T11,T14,T49	OUTPUT
mio_attr_o[13].keep_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[13].schmitt_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[13].od_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[13].input_disable	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[13].slew_rate[1:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[13].drive_strength[0]	Yes	Yes	*T22,*T23,*T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[13].drive_strength[3:1]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[14].invert	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[14].virt_od_en	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[14].pull_en	Yes	Yes	T22,T23,T24	Yes	T11,T14,T49	OUTPUT
mio_attr_o[14].pull_select	Yes	Yes	T22,T23,T24	Yes	T11,T14,T49	OUTPUT
mio_attr_o[14].keep_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[14].schmitt_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[14].od_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[14].input_disable	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[14].slew_rate[1:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[14].drive_strength[0]	Yes	Yes	*T22,*T23,*T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[14].drive_strength[3:1]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[15].invert	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[15].virt_od_en	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[15].pull_en	Yes	Yes	T22,T23,T24	Yes	T11,T14,T49	OUTPUT
mio_attr_o[15].pull_select	Yes	Yes	T22,T23,T24	Yes	T11,T14,T49	OUTPUT
mio_attr_o[15].keep_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[15].schmitt_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[15].od_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[15].input_disable	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[15].slew_rate[1:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[15].drive_strength[0]	Yes	Yes	*T22,*T23,*T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[15].drive_strength[3:1]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[16].invert	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[16].virt_od_en	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[16].pull_en	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[16].pull_select	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[16].keep_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[16].schmitt_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[16].od_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[16].input_disable	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[16].slew_rate[1:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[16].drive_strength[0]	Yes	Yes	*T22,*T23,*T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[16].drive_strength[3:1]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[17].invert	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[17].virt_od_en	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[17].pull_en	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[17].pull_select	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[17].keep_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[17].schmitt_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[17].od_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[17].input_disable	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[17].slew_rate[1:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[17].drive_strength[0]	Yes	Yes	*T22,*T23,*T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[17].drive_strength[3:1]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[18].invert	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[18].virt_od_en	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[18].pull_en	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[18].pull_select	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[18].keep_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[18].schmitt_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[18].od_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[18].input_disable	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[18].slew_rate[1:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[18].drive_strength[0]	Yes	Yes	*T22,*T23,*T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[18].drive_strength[3:1]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[19].invert	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[19].virt_od_en	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[19].pull_en	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[19].pull_select	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[19].keep_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[19].schmitt_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[19].od_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[19].input_disable	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[19].slew_rate[1:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[19].drive_strength[0]	Yes	Yes	*T22,*T23,*T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[19].drive_strength[3:1]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[20].invert	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[20].virt_od_en	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[20].pull_en	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[20].pull_select	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[20].keep_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[20].schmitt_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[20].od_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[20].input_disable	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[20].slew_rate[1:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[20].drive_strength[0]	Yes	Yes	*T22,*T23,*T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[20].drive_strength[3:1]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[21].invert	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[21].virt_od_en	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[21].pull_en	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[21].pull_select	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[21].keep_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[21].schmitt_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[21].od_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[21].input_disable	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[21].slew_rate[1:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[21].drive_strength[0]	Yes	Yes	*T22,*T23,*T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[21].drive_strength[3:1]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[22].invert	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[22].virt_od_en	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[22].pull_en	Yes	Yes	T55,T56,T57	Yes	T55,T56,T58	OUTPUT
mio_attr_o[22].pull_select	Yes	Yes	T55,T56,T58	Yes	T55,T56,T58	OUTPUT
mio_attr_o[22].keep_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[22].schmitt_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[22].od_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[22].input_disable	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[22].slew_rate[1:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[22].drive_strength[0]	Yes	Yes	*T22,*T23,*T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[22].drive_strength[3:1]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[23].invert	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[23].virt_od_en	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[23].pull_en	Yes	Yes	T55,T56,T57	Yes	T55,T56,T58	OUTPUT
mio_attr_o[23].pull_select	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[23].keep_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[23].schmitt_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[23].od_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[23].input_disable	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[23].slew_rate[1:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[23].drive_strength[0]	Yes	Yes	*T22,*T23,*T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[23].drive_strength[3:1]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[24].invert	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[24].virt_od_en	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[24].pull_en	Yes	Yes	T55,T56,T57	Yes	T55,T56,T58	OUTPUT
mio_attr_o[24].pull_select	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[24].keep_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[24].schmitt_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[24].od_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[24].input_disable	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[24].slew_rate[1:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[24].drive_strength[0]	Yes	Yes	*T22,*T23,*T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[24].drive_strength[3:1]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[25].invert	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[25].virt_od_en	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[25].pull_en	Yes	Yes	T8,T25,T46	Yes	T1,T2,T3	OUTPUT
mio_attr_o[25].pull_select	Yes	Yes	T8,T25,T46	Yes	T1,T2,T3	OUTPUT
mio_attr_o[25].keep_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[25].schmitt_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[25].od_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[25].input_disable	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[25].slew_rate[1:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[25].drive_strength[0]	Yes	Yes	*T22,*T23,*T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[25].drive_strength[3:1]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[26].invert	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[26].virt_od_en	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[26].pull_en	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[26].pull_select	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[26].keep_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[26].schmitt_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[26].od_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[26].input_disable	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[26].slew_rate[1:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[26].drive_strength[0]	Yes	Yes	*T22,*T23,*T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[26].drive_strength[3:1]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[27].invert	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[27].virt_od_en	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[27].pull_en	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[27].pull_select	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[27].keep_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[27].schmitt_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[27].od_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[27].input_disable	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[27].slew_rate[1:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[27].drive_strength[0]	Yes	Yes	*T22,*T23,*T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[27].drive_strength[3:1]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[28].invert	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[28].virt_od_en	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[28].pull_en	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[28].pull_select	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[28].keep_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[28].schmitt_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[28].od_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[28].input_disable	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[28].slew_rate[1:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[28].drive_strength[0]	Yes	Yes	*T22,*T23,*T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[28].drive_strength[3:1]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[29].invert	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[29].virt_od_en	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[29].pull_en	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[29].pull_select	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[29].keep_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[29].schmitt_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[29].od_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[29].input_disable	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[29].slew_rate[1:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[29].drive_strength[0]	Yes	Yes	*T22,*T23,*T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[29].drive_strength[3:1]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[30].invert	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[30].virt_od_en	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[30].pull_en	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[30].pull_select	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[30].keep_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[30].schmitt_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[30].od_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[30].input_disable	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[30].slew_rate[1:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[30].drive_strength[0]	Yes	Yes	*T22,*T23,*T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[30].drive_strength[3:1]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[31].invert	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[31].virt_od_en	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[31].pull_en	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[31].pull_select	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[31].keep_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[31].schmitt_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[31].od_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[31].input_disable	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[31].slew_rate[1:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[31].drive_strength[0]	Yes	Yes	*T22,*T23,*T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[31].drive_strength[3:1]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[32].invert	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[32].virt_od_en	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[32].pull_en	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[32].pull_select	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[32].keep_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[32].schmitt_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[32].od_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[32].input_disable	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[32].slew_rate[1:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[32].drive_strength[0]	Yes	Yes	*T22,*T23,*T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[32].drive_strength[3:1]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[33].invert	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[33].virt_od_en	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[33].pull_en	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[33].pull_select	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[33].keep_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[33].schmitt_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[33].od_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[33].input_disable	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[33].slew_rate[1:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[33].drive_strength[0]	Yes	Yes	*T22,*T23,*T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[33].drive_strength[3:1]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[34].invert	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[34].virt_od_en	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[34].pull_en	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[34].pull_select	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[34].keep_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[34].schmitt_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[34].od_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[34].input_disable	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[34].slew_rate[1:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[34].drive_strength[0]	Yes	Yes	*T22,*T23,*T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[34].drive_strength[3:1]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[35].invert	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[35].virt_od_en	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[35].pull_en	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[35].pull_select	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[35].keep_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[35].schmitt_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[35].od_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[35].input_disable	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[35].slew_rate[1:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[35].drive_strength[0]	Yes	Yes	*T22,*T23,*T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[35].drive_strength[3:1]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[36].invert	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[36].virt_od_en	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[36].pull_en	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[36].pull_select	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[36].keep_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[36].schmitt_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[36].od_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[36].input_disable	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[36].slew_rate[1:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[36].drive_strength[0]	Yes	Yes	*T22,*T23,*T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[36].drive_strength[3:1]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[37].invert	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[37].virt_od_en	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[37].pull_en	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[37].pull_select	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[37].keep_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[37].schmitt_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[37].od_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[37].input_disable	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[37].slew_rate[1:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[37].drive_strength[0]	Yes	Yes	*T22,*T23,*T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[37].drive_strength[3:1]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[38].invert	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[38].virt_od_en	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[38].pull_en	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[38].pull_select	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[38].keep_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[38].schmitt_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[38].od_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[38].input_disable	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[38].slew_rate[1:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[38].drive_strength[0]	Yes	Yes	*T22,*T23,*T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[38].drive_strength[3:1]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[39].invert	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[39].virt_od_en	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[39].pull_en	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[39].pull_select	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[39].keep_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[39].schmitt_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[39].od_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[39].input_disable	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[39].slew_rate[1:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[39].drive_strength[0]	Yes	Yes	*T22,*T23,*T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[39].drive_strength[3:1]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[40].invert	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[40].virt_od_en	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[40].pull_en	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[40].pull_select	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[40].keep_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[40].schmitt_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[40].od_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[40].input_disable	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[40].slew_rate[1:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[40].drive_strength[0]	Yes	Yes	*T22,*T23,*T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[40].drive_strength[3:1]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[41].invert	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[41].virt_od_en	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[41].pull_en	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[41].pull_select	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[41].keep_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[41].schmitt_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[41].od_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[41].input_disable	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[41].slew_rate[1:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[41].drive_strength[0]	Yes	Yes	*T22,*T23,*T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[41].drive_strength[3:1]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[42].invert	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[42].virt_od_en	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[42].pull_en	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[42].pull_select	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[42].keep_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[42].schmitt_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[42].od_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[42].input_disable	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[42].slew_rate[1:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[42].drive_strength[0]	Yes	Yes	*T22,*T23,*T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[42].drive_strength[3:1]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[43].invert	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[43].virt_od_en	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[43].pull_en	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[43].pull_select	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[43].keep_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[43].schmitt_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[43].od_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[43].input_disable	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[43].slew_rate[1:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[43].drive_strength[0]	Yes	Yes	*T22,*T23,*T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[43].drive_strength[3:1]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[44].invert	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[44].virt_od_en	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[44].pull_en	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[44].pull_select	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[44].keep_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[44].schmitt_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[44].od_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[44].input_disable	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[44].slew_rate[1:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[44].drive_strength[0]	Yes	Yes	*T22,*T23,*T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[44].drive_strength[3:1]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[45].invert	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[45].virt_od_en	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[45].pull_en	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[45].pull_select	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[45].keep_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[45].schmitt_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[45].od_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[45].input_disable	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[45].slew_rate[1:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[45].drive_strength[0]	Yes	Yes	*T22,*T23,*T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[45].drive_strength[3:1]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[46].invert	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[46].virt_od_en	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[46].pull_en	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[46].pull_select	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[46].keep_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[46].schmitt_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[46].od_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[46].input_disable	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[46].slew_rate[1:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_attr_o[46].drive_strength[0]	Yes	Yes	*T22,*T23,*T24	Yes	T22,T23,T24	OUTPUT
mio_attr_o[46].drive_strength[3:1]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
mio_out_o[46:0]	Yes	Yes	T6,T29,T43	Yes	T6,T29,T43	OUTPUT
mio_oe_o[46:0]	Yes	Yes	T29,T44,T45	Yes	T8,T6,T29	OUTPUT
mio_in_i[46:0]	Yes	Yes	T6,T28,T29	Yes	T6,T28,T29	INPUT
dio_attr_o[0].invert	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
dio_attr_o[0].virt_od_en	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
dio_attr_o[0].pull_en	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
dio_attr_o[0].pull_select	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
dio_attr_o[0].keep_en	No	No		No		OUTPUT
dio_attr_o[0].schmitt_en	No	No		No		OUTPUT
dio_attr_o[0].od_en	No	No		No		OUTPUT
dio_attr_o[0].input_disable	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
dio_attr_o[0].slew_rate[1:0]	No	No		No		OUTPUT
dio_attr_o[0].drive_strength[0]	Yes	Yes	*T46,*T47,*T41	Yes	T1,T2,T3	OUTPUT
dio_attr_o[0].drive_strength[3:1]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
dio_attr_o[1].invert	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
dio_attr_o[1].virt_od_en	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
dio_attr_o[1].pull_en	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
dio_attr_o[1].pull_select	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
dio_attr_o[1].keep_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
dio_attr_o[1].schmitt_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
dio_attr_o[1].od_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
dio_attr_o[1].input_disable	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
dio_attr_o[1].slew_rate[1:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
dio_attr_o[1].drive_strength[0]	Yes	Yes	*T46,*T47,*T41	Yes	T1,T2,T3	OUTPUT
dio_attr_o[1].drive_strength[3:1]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
dio_attr_o[2].invert	Yes	Yes	T22,T24,T48	Yes	T22,T24,T48	OUTPUT
dio_attr_o[2].virt_od_en	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
dio_attr_o[2].pull_en	Yes	Yes	T22,T23,T24	Yes	T11,T12,T13	OUTPUT
dio_attr_o[2].pull_select	Yes	Yes	T22,T23,T24	Yes	T11,T12,T13	OUTPUT
dio_attr_o[2].keep_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
dio_attr_o[2].schmitt_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
dio_attr_o[2].od_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
dio_attr_o[2].input_disable	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
dio_attr_o[2].slew_rate[1:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
dio_attr_o[2].drive_strength[0]	Yes	Yes	*T22,*T23,*T24	Yes	T22,T23,T24	OUTPUT
dio_attr_o[2].drive_strength[3:1]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
dio_attr_o[3].invert	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
dio_attr_o[3].virt_od_en	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
dio_attr_o[3].pull_en	Yes	Yes	T22,T23,T24	Yes	T11,T12,T13	OUTPUT
dio_attr_o[3].pull_select	Yes	Yes	T22,T23,T24	Yes	T11,T12,T13	OUTPUT
dio_attr_o[3].keep_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
dio_attr_o[3].schmitt_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
dio_attr_o[3].od_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
dio_attr_o[3].input_disable	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
dio_attr_o[3].slew_rate[1:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
dio_attr_o[3].drive_strength[0]	Yes	Yes	*T22,*T23,*T24	Yes	T22,T23,T24	OUTPUT
dio_attr_o[3].drive_strength[3:1]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
dio_attr_o[4].invert	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
dio_attr_o[4].virt_od_en	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
dio_attr_o[4].pull_en	Yes	Yes	T22,T23,T24	Yes	T11,T12,T13	OUTPUT
dio_attr_o[4].pull_select	Yes	Yes	T22,T23,T24	Yes	T11,T12,T13	OUTPUT
dio_attr_o[4].keep_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
dio_attr_o[4].schmitt_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
dio_attr_o[4].od_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
dio_attr_o[4].input_disable	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
dio_attr_o[4].slew_rate[1:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
dio_attr_o[4].drive_strength[0]	Yes	Yes	*T22,*T23,*T24	Yes	T22,T23,T24	OUTPUT
dio_attr_o[4].drive_strength[3:1]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
dio_attr_o[5].invert	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
dio_attr_o[5].virt_od_en	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
dio_attr_o[5].pull_en	Yes	Yes	T22,T23,T24	Yes	T11,T12,T13	OUTPUT
dio_attr_o[5].pull_select	Yes	Yes	T22,T23,T24	Yes	T11,T12,T13	OUTPUT
dio_attr_o[5].keep_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
dio_attr_o[5].schmitt_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
dio_attr_o[5].od_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
dio_attr_o[5].input_disable	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
dio_attr_o[5].slew_rate[1:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
dio_attr_o[5].drive_strength[0]	Yes	Yes	*T22,*T23,*T24	Yes	T22,T23,T24	OUTPUT
dio_attr_o[5].drive_strength[3:1]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
dio_attr_o[6].invert	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
dio_attr_o[6].virt_od_en	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
dio_attr_o[6].pull_en	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
dio_attr_o[6].pull_select	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
dio_attr_o[6].keep_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
dio_attr_o[6].schmitt_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
dio_attr_o[6].od_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
dio_attr_o[6].input_disable	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
dio_attr_o[6].slew_rate[1:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
dio_attr_o[6].drive_strength[0]	Yes	Yes	*T22,*T23,*T24	Yes	T22,T23,T24	OUTPUT
dio_attr_o[6].drive_strength[3:1]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
dio_attr_o[7].invert	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
dio_attr_o[7].virt_od_en	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
dio_attr_o[7].pull_en	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
dio_attr_o[7].pull_select	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
dio_attr_o[7].keep_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
dio_attr_o[7].schmitt_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
dio_attr_o[7].od_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
dio_attr_o[7].input_disable	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
dio_attr_o[7].slew_rate[1:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
dio_attr_o[7].drive_strength[0]	Yes	Yes	*T22,*T23,*T24	Yes	T22,T23,T24	OUTPUT
dio_attr_o[7].drive_strength[3:1]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
dio_attr_o[8].invert	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
dio_attr_o[8].virt_od_en	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
dio_attr_o[8].pull_en	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
dio_attr_o[8].pull_select	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
dio_attr_o[8].keep_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
dio_attr_o[8].schmitt_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
dio_attr_o[8].od_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
dio_attr_o[8].input_disable	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
dio_attr_o[8].slew_rate[1:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
dio_attr_o[8].drive_strength[0]	Yes	Yes	*T22,*T23,*T24	Yes	T22,T23,T24	OUTPUT
dio_attr_o[8].drive_strength[3:1]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
dio_attr_o[9].invert	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
dio_attr_o[9].virt_od_en	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
dio_attr_o[9].pull_en	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
dio_attr_o[9].pull_select	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
dio_attr_o[9].keep_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
dio_attr_o[9].schmitt_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
dio_attr_o[9].od_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
dio_attr_o[9].input_disable	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
dio_attr_o[9].slew_rate[1:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
dio_attr_o[9].drive_strength[0]	Yes	Yes	*T22,*T23,*T24	Yes	T22,T23,T24	OUTPUT
dio_attr_o[9].drive_strength[3:1]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
dio_attr_o[10].invert	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
dio_attr_o[10].virt_od_en	Yes	Yes	T22,T23,T24	Yes	T19,T51,T52	OUTPUT
dio_attr_o[10].pull_en	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
dio_attr_o[10].pull_select	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
dio_attr_o[10].keep_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
dio_attr_o[10].schmitt_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
dio_attr_o[10].od_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
dio_attr_o[10].input_disable	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
dio_attr_o[10].slew_rate[1:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
dio_attr_o[10].drive_strength[0]	Yes	Yes	*T22,*T23,*T24	Yes	T22,T23,T24	OUTPUT
dio_attr_o[10].drive_strength[3:1]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
dio_attr_o[11].invert	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
dio_attr_o[11].virt_od_en	Yes	Yes	T22,T23,T24	Yes	T19,T51,T52	OUTPUT
dio_attr_o[11].pull_en	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
dio_attr_o[11].pull_select	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
dio_attr_o[11].keep_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
dio_attr_o[11].schmitt_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
dio_attr_o[11].od_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
dio_attr_o[11].input_disable	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
dio_attr_o[11].slew_rate[1:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
dio_attr_o[11].drive_strength[0]	Yes	Yes	*T22,*T23,*T24	Yes	T22,T23,T24	OUTPUT
dio_attr_o[11].drive_strength[3:1]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
dio_attr_o[12].invert	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
dio_attr_o[12].virt_od_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
dio_attr_o[12].pull_en	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
dio_attr_o[12].pull_select	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
dio_attr_o[12].keep_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
dio_attr_o[12].schmitt_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
dio_attr_o[12].od_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
dio_attr_o[12].input_disable	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
dio_attr_o[12].slew_rate[1:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
dio_attr_o[12].drive_strength[0]	No	No		No		OUTPUT
dio_attr_o[12].drive_strength[3:1]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
dio_attr_o[13].invert	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
dio_attr_o[13].virt_od_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
dio_attr_o[13].pull_en	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
dio_attr_o[13].pull_select	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
dio_attr_o[13].keep_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
dio_attr_o[13].schmitt_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
dio_attr_o[13].od_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
dio_attr_o[13].input_disable	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
dio_attr_o[13].slew_rate[1:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
dio_attr_o[13].drive_strength[0]	No	No		No		OUTPUT
dio_attr_o[13].drive_strength[3:1]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
dio_attr_o[14].invert	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
dio_attr_o[14].virt_od_en	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
dio_attr_o[14].pull_en	Yes	Yes	T22,T23,T24	Yes	T11,T49,T50	OUTPUT
dio_attr_o[14].pull_select	Yes	Yes	T22,T23,T24	Yes	T11,T49,T50	OUTPUT
dio_attr_o[14].keep_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
dio_attr_o[14].schmitt_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
dio_attr_o[14].od_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
dio_attr_o[14].input_disable	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
dio_attr_o[14].slew_rate[1:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
dio_attr_o[14].drive_strength[0]	Yes	Yes	*T22,*T23,*T24	Yes	T22,T23,T24	OUTPUT
dio_attr_o[14].drive_strength[3:1]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
dio_attr_o[15].invert	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
dio_attr_o[15].virt_od_en	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
dio_attr_o[15].pull_en	Yes	Yes	T22,T23,T24	Yes	T11,T49,T50	OUTPUT
dio_attr_o[15].pull_select	Yes	Yes	T22,T23,T24	Yes	T11,T49,T50	OUTPUT
dio_attr_o[15].keep_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
dio_attr_o[15].schmitt_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
dio_attr_o[15].od_en[0:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
dio_attr_o[15].input_disable	Yes	Yes	T22,T23,T24	Yes	T22,T23,T24	OUTPUT
dio_attr_o[15].slew_rate[1:0]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
dio_attr_o[15].drive_strength[0]	Yes	Yes	*T22,*T23,*T24	Yes	T22,T23,T24	OUTPUT
dio_attr_o[15].drive_strength[3:1]	Excluded	Excluded		Excluded		OUTPUT	[UNR] Tie offs.
dio_out_o[11:0]	Yes	Yes	*T4,*T8,*T9	Yes	T10,T20,T42	OUTPUT
dio_out_o[13:12]	No	No		No		OUTPUT
dio_out_o[15:14]	Yes	Yes	T11,T12,T13	Yes	T11,T12,T13	OUTPUT
dio_oe_o[15:0]	Yes	Yes	T10,T20,T42	Yes	T8,T10,T20	OUTPUT
dio_in_i[15:0]	Yes	Yes	T2,T4,T8	Yes	T4,T9,T10	INPUT

*Tests covering at least one bit in the range

---

Branch Coverage for Instance : tb.dut.top_earlgrey.u_pinmux_aon

	Line No.	Total	Covered	Percent
Branches		778	613	78.79
TERNARY	489	2	2	100.00
TERNARY	493	2	2	100.00
TERNARY	502	4	3	75.00
TERNARY	506	4	3	75.00
TERNARY	489	2	2	100.00
TERNARY	493	2	2	100.00
TERNARY	502	4	3	75.00
TERNARY	506	4	3	75.00
TERNARY	489	2	2	100.00
TERNARY	493	2	2	100.00
TERNARY	502	4	4	100.00
TERNARY	506	4	4	100.00
TERNARY	489	2	2	100.00
TERNARY	493	2	2	100.00
TERNARY	502	4	4	100.00
TERNARY	506	4	4	100.00
TERNARY	489	2	2	100.00
TERNARY	493	2	2	100.00
TERNARY	502	4	3	75.00
TERNARY	506	4	3	75.00
TERNARY	489	2	2	100.00
TERNARY	493	2	2	100.00
TERNARY	502	4	4	100.00
TERNARY	506	4	4	100.00
TERNARY	489	2	2	100.00
TERNARY	493	2	2	100.00
TERNARY	502	4	3	75.00
TERNARY	506	4	3	75.00
TERNARY	489	2	2	100.00
TERNARY	493	2	2	100.00
TERNARY	502	4	3	75.00
TERNARY	506	4	3	75.00
TERNARY	489	2	2	100.00
TERNARY	493	2	2	100.00
TERNARY	502	4	2	50.00
TERNARY	506	4	2	50.00
TERNARY	489	2	2	100.00
TERNARY	493	2	2	100.00
TERNARY	502	4	3	75.00
TERNARY	506	4	3	75.00
TERNARY	489	2	2	100.00
TERNARY	493	2	2	100.00
TERNARY	502	4	4	100.00
TERNARY	506	4	4	100.00
TERNARY	489	2	2	100.00
TERNARY	493	2	2	100.00
TERNARY	502	4	2	50.00
TERNARY	506	4	2	50.00
TERNARY	489	2	2	100.00
TERNARY	493	2	2	100.00
TERNARY	502	4	2	50.00
TERNARY	506	4	2	50.00
TERNARY	489	2	2	100.00
TERNARY	493	2	2	100.00
TERNARY	502	4	2	50.00
TERNARY	506	4	2	50.00
TERNARY	489	2	2	100.00
TERNARY	493	2	2	100.00
TERNARY	502	4	3	75.00
TERNARY	506	4	3	75.00
TERNARY	489	2	2	100.00
TERNARY	493	2	2	100.00
TERNARY	502	4	3	75.00
TERNARY	506	4	3	75.00
TERNARY	489	2	2	100.00
TERNARY	493	2	2	100.00
TERNARY	502	4	3	75.00
TERNARY	506	4	3	75.00
TERNARY	489	2	2	100.00
TERNARY	493	2	2	100.00
TERNARY	502	4	2	50.00
TERNARY	506	4	2	50.00
TERNARY	489	2	2	100.00
TERNARY	493	2	2	100.00
TERNARY	502	4	3	75.00
TERNARY	506	4	3	75.00
TERNARY	489	2	2	100.00
TERNARY	493	2	2	100.00
TERNARY	502	4	3	75.00
TERNARY	506	4	3	75.00
TERNARY	489	2	2	100.00
TERNARY	493	2	2	100.00
TERNARY	502	4	2	50.00
TERNARY	506	4	2	50.00
TERNARY	489	2	2	100.00
TERNARY	493	2	2	100.00
TERNARY	502	4	3	75.00
TERNARY	506	4	3	75.00
TERNARY	489	2	2	100.00
TERNARY	493	2	2	100.00
TERNARY	502	4	2	50.00
TERNARY	506	4	2	50.00
TERNARY	489	2	2	100.00
TERNARY	493	2	2	100.00
TERNARY	502	4	3	75.00
TERNARY	506	4	3	75.00
TERNARY	489	2	2	100.00
TERNARY	493	2	2	100.00
TERNARY	502	4	2	50.00
TERNARY	506	4	2	50.00
TERNARY	489	2	2	100.00
TERNARY	493	2	2	100.00
TERNARY	502	4	3	75.00
TERNARY	506	4	3	75.00
TERNARY	489	2	2	100.00
TERNARY	493	2	2	100.00
TERNARY	502	4	2	50.00
TERNARY	506	4	2	50.00
TERNARY	489	2	2	100.00
TERNARY	493	2	2	100.00
TERNARY	502	4	3	75.00
TERNARY	506	4	3	75.00
TERNARY	489	2	2	100.00
TERNARY	493	2	2	100.00
TERNARY	502	4	4	100.00
TERNARY	506	4	4	100.00
TERNARY	489	2	2	100.00
TERNARY	493	2	2	100.00
TERNARY	502	4	2	50.00
TERNARY	506	4	2	50.00
TERNARY	489	2	2	100.00
TERNARY	493	2	2	100.00
TERNARY	502	4	3	75.00
TERNARY	506	4	3	75.00
TERNARY	489	2	2	100.00
TERNARY	493	2	2	100.00
TERNARY	502	4	2	50.00
TERNARY	506	4	2	50.00
TERNARY	489	2	2	100.00
TERNARY	493	2	2	100.00
TERNARY	502	4	2	50.00
TERNARY	506	4	2	50.00
TERNARY	489	2	2	100.00
TERNARY	493	2	2	100.00
TERNARY	502	4	4	100.00
TERNARY	506	4	4	100.00
TERNARY	489	2	2	100.00
TERNARY	493	2	2	100.00
TERNARY	502	4	3	75.00
TERNARY	506	4	3	75.00
TERNARY	489	2	2	100.00
TERNARY	493	2	2	100.00
TERNARY	502	4	3	75.00
TERNARY	506	4	3	75.00
TERNARY	489	2	2	100.00
TERNARY	493	2	2	100.00
TERNARY	502	4	2	50.00
TERNARY	506	4	2	50.00
TERNARY	489	2	2	100.00
TERNARY	493	2	2	100.00
TERNARY	502	4	3	75.00
TERNARY	506	4	3	75.00
TERNARY	489	2	2	100.00
TERNARY	493	2	2	100.00
TERNARY	502	4	3	75.00
TERNARY	506	4	3	75.00
TERNARY	489	2	2	100.00
TERNARY	493	2	2	100.00
TERNARY	502	4	3	75.00
TERNARY	506	4	3	75.00
TERNARY	489	2	2	100.00
TERNARY	493	2	2	100.00
TERNARY	502	4	3	75.00
TERNARY	506	4	3	75.00
TERNARY	489	2	2	100.00
TERNARY	493	2	2	100.00
TERNARY	502	4	3	75.00
TERNARY	506	4	3	75.00
TERNARY	489	2	2	100.00
TERNARY	493	2	2	100.00
TERNARY	502	4	3	75.00
TERNARY	506	4	3	75.00
TERNARY	489	2	2	100.00
TERNARY	493	2	2	100.00
TERNARY	502	4	3	75.00
TERNARY	506	4	3	75.00
TERNARY	489	2	2	100.00
TERNARY	493	2	2	100.00
TERNARY	502	4	2	50.00
TERNARY	506	4	2	50.00
TERNARY	489	2	2	100.00
TERNARY	493	2	2	100.00
TERNARY	502	4	2	50.00
TERNARY	506	4	2	50.00
TERNARY	489	2	2	100.00
TERNARY	493	2	2	100.00
TERNARY	502	4	2	50.00
TERNARY	506	4	2	50.00
TERNARY	525	2	2	100.00
TERNARY	529	2	2	100.00
TERNARY	538	4	3	75.00
TERNARY	542	4	3	75.00
TERNARY	525	2	2	100.00
TERNARY	529	2	2	100.00
TERNARY	538	4	3	75.00
TERNARY	542	4	3	75.00
TERNARY	525	2	2	100.00
TERNARY	529	2	2	100.00
TERNARY	538	4	3	75.00
TERNARY	542	4	3	75.00
TERNARY	525	2	2	100.00
TERNARY	529	2	2	100.00
TERNARY	538	4	2	50.00
TERNARY	542	4	2	50.00
TERNARY	525	2	2	100.00
TERNARY	529	2	2	100.00
TERNARY	538	4	2	50.00
TERNARY	542	4	2	50.00
TERNARY	525	2	2	100.00
TERNARY	529	2	2	100.00
TERNARY	538	4	3	75.00
TERNARY	542	4	3	75.00
TERNARY	525	2	2	100.00
TERNARY	529	2	2	100.00
TERNARY	538	4	3	75.00
TERNARY	542	4	3	75.00
TERNARY	525	2	2	100.00
TERNARY	529	2	2	100.00
TERNARY	538	4	3	75.00
TERNARY	542	4	3	75.00
TERNARY	525	2	2	100.00
TERNARY	529	2	2	100.00
TERNARY	538	4	3	75.00
TERNARY	542	4	3	75.00
TERNARY	525	2	2	100.00
TERNARY	529	2	2	100.00
TERNARY	538	4	3	75.00
TERNARY	542	4	3	75.00
TERNARY	525	2	2	100.00
TERNARY	529	2	2	100.00
TERNARY	538	4	3	75.00
TERNARY	542	4	3	75.00
TERNARY	525	2	2	100.00
TERNARY	529	2	2	100.00
TERNARY	538	4	2	50.00
TERNARY	542	4	2	50.00
TERNARY	525	2	2	100.00
TERNARY	529	2	2	100.00
TERNARY	538	4	1	25.00
TERNARY	542	4	1	25.00
TERNARY	525	2	2	100.00
TERNARY	529	2	2	100.00
TERNARY	538	4	2	50.00
TERNARY	542	4	2	50.00
TERNARY	525	2	2	100.00
TERNARY	529	2	2	100.00
TERNARY	538	4	3	75.00
TERNARY	542	4	3	75.00
TERNARY	525	2	2	100.00
TERNARY	529	2	2	100.00
TERNARY	538	4	2	50.00
TERNARY	542	4	2	50.00
TERNARY	601	2	2	100.00
TERNARY	601	2	1	50.00
TERNARY	601	2	2	100.00
TERNARY	601	2	2	100.00
TERNARY	601	2	1	50.00
TERNARY	601	2	2	100.00
TERNARY	601	2	1	50.00
TERNARY	601	2	1	50.00
IF	162	2	2	100.00
IF	433	2	2	100.00
IF	563	2	1	50.00

489            assign mio_out[k] = reg2hw.mio_pad_sleep_status[k].q ?
                                                                    -1-  
                                                                    ==>  
                                                                    ==>  

Branches:

-1-	Status	Tests
1	Covered	T8,T6,T26
0	Covered	T1,T2,T3

493            assign mio_oe[k]  = reg2hw.mio_pad_sleep_status[k].q ?
                                                                    -1-  
                                                                    ==>  
                                                                    ==>  

Branches:

-1-	Status	Tests
1	Covered	T8,T6,T26
0	Covered	T1,T2,T3

502            assign mio_out_retreg_d[k] = (reg2hw.mio_pad_sleep_mode[k].q == 0) ? 1'b0 :
                                                                                  -1-  
                                                                                  ==>  
503                                         (reg2hw.mio_pad_sleep_mode[k].q == 1) ? 1'b1 :
                                                                                  -2-  
                                                                                  ==>  
504                                         (reg2hw.mio_pad_sleep_mode[k].q == 2) ? 1'b0 : mio_out[k];
                                                                                  -3-  
                                                                                  ==>  
                                                                                  ==>  

Branches:

-1-	-2-	-3-	Status	Tests
1	-	-	Covered	T8,T6,T71
0	1	-	Covered	T6,T26,T78
0	0	1	Covered	T1,T2,T3
0	0	0	Not Covered

506            assign mio_oe_retreg_d[k] = (reg2hw.mio_pad_sleep_mode[k].q == 0) ? 1'b1 :
                                                                                 -1-  
                                                                                 ==>  
507                                        (reg2hw.mio_pad_sleep_mode[k].q == 1) ? 1'b1 :
                                                                                 -2-  
                                                                                 ==>  
508                                        (reg2hw.mio_pad_sleep_mode[k].q == 2) ? 1'b0 : mio_oe[k];
                                                                                 -3-  
                                                                                 ==>  
                                                                                 ==>  

Branches:

-1-	-2-	-3-	Status	Tests
1	-	-	Covered	T8,T6,T71
0	1	-	Covered	T6,T26,T78
0	0	1	Covered	T1,T2,T3
0	0	0	Not Covered

489            assign mio_out[k] = reg2hw.mio_pad_sleep_status[k].q ?
                                                                    -1-  
                                                                    ==>  
                                                                    ==>  

Branches:

-1-	Status	Tests
1	Covered	T8,T6,T26
0	Covered	T1,T2,T3

493            assign mio_oe[k]  = reg2hw.mio_pad_sleep_status[k].q ?
                                                                    -1-  
                                                                    ==>  
                                                                    ==>  

Branches:

-1-	Status	Tests
1	Covered	T8,T6,T26
0	Covered	T1,T2,T3

502            assign mio_out_retreg_d[k] = (reg2hw.mio_pad_sleep_mode[k].q == 0) ? 1'b0 :
                                                                                  -1-  
                                                                                  ==>  
503                                         (reg2hw.mio_pad_sleep_mode[k].q == 1) ? 1'b1 :
                                                                                  -2-  
                                                                                  ==>  
504                                         (reg2hw.mio_pad_sleep_mode[k].q == 2) ? 1'b0 : mio_out[k];
                                                                                  -3-  
                                                                                  ==>  
                                                                                  ==>  

Branches:

-1-	-2-	-3-	Status	Tests
1	-	-	Covered	T6,T26,T71
0	1	-	Covered	T6,T21,T78
0	0	1	Covered	T1,T2,T3
0	0	0	Not Covered

506            assign mio_oe_retreg_d[k] = (reg2hw.mio_pad_sleep_mode[k].q == 0) ? 1'b1 :
                                                                                 -1-  
                                                                                 ==>  
507                                        (reg2hw.mio_pad_sleep_mode[k].q == 1) ? 1'b1 :
                                                                                 -2-  
                                                                                 ==>  
508                                        (reg2hw.mio_pad_sleep_mode[k].q == 2) ? 1'b0 : mio_oe[k];
                                                                                 -3-  
                                                                                 ==>  
                                                                                 ==>  

Branches:

-1-	-2-	-3-	Status	Tests
1	-	-	Covered	T6,T26,T71
0	1	-	Covered	T6,T21,T78
0	0	1	Covered	T1,T2,T3
0	0	0	Not Covered

489            assign mio_out[k] = reg2hw.mio_pad_sleep_status[k].q ?
                                                                    -1-  
                                                                    ==>  
                                                                    ==>  

Branches:

-1-	Status	Tests
1	Covered	T8,T6,T26
0	Covered	T1,T2,T3

493            assign mio_oe[k]  = reg2hw.mio_pad_sleep_status[k].q ?
                                                                    -1-  
                                                                    ==>  
                                                                    ==>  

Branches:

-1-	Status	Tests
1	Covered	T8,T6,T26
0	Covered	T1,T2,T3

502            assign mio_out_retreg_d[k] = (reg2hw.mio_pad_sleep_mode[k].q == 0) ? 1'b0 :
                                                                                  -1-  
                                                                                  ==>  
503                                         (reg2hw.mio_pad_sleep_mode[k].q == 1) ? 1'b1 :
                                                                                  -2-  
                                                                                  ==>  
504                                         (reg2hw.mio_pad_sleep_mode[k].q == 2) ? 1'b0 : mio_out[k];
                                                                                  -3-  
                                                                                  ==>  
                                                                                  ==>  

Branches:

-1-	-2-	-3-	Status	Tests
1	-	-	Covered	T6,T78
0	1	-	Covered	T6,T71,T78
0	0	1	Covered	T1,T2,T3
0	0	0	Covered	T70

506            assign mio_oe_retreg_d[k] = (reg2hw.mio_pad_sleep_mode[k].q == 0) ? 1'b1 :
                                                                                 -1-  
                                                                                 ==>  
507                                        (reg2hw.mio_pad_sleep_mode[k].q == 1) ? 1'b1 :
                                                                                 -2-  
                                                                                 ==>  
508                                        (reg2hw.mio_pad_sleep_mode[k].q == 2) ? 1'b0 : mio_oe[k];
                                                                                 -3-  
                                                                                 ==>  
                                                                                 ==>  

Branches:

-1-	-2-	-3-	Status	Tests
1	-	-	Covered	T6,T78
0	1	-	Covered	T6,T71,T78
0	0	1	Covered	T1,T2,T3
0	0	0	Covered	T70

489            assign mio_out[k] = reg2hw.mio_pad_sleep_status[k].q ?
                                                                    -1-  
                                                                    ==>  
                                                                    ==>  

Branches:

-1-	Status	Tests
1	Covered	T8,T6,T26
0	Covered	T1,T2,T3

493            assign mio_oe[k]  = reg2hw.mio_pad_sleep_status[k].q ?
                                                                    -1-  
                                                                    ==>  
                                                                    ==>  

Branches:

-1-	Status	Tests
1	Covered	T8,T6,T26
0	Covered	T1,T2,T3

502            assign mio_out_retreg_d[k] = (reg2hw.mio_pad_sleep_mode[k].q == 0) ? 1'b0 :
                                                                                  -1-  
                                                                                  ==>  
503                                         (reg2hw.mio_pad_sleep_mode[k].q == 1) ? 1'b1 :
                                                                                  -2-  
                                                                                  ==>  
504                                         (reg2hw.mio_pad_sleep_mode[k].q == 2) ? 1'b0 : mio_out[k];
                                                                                  -3-  
                                                                                  ==>  
                                                                                  ==>  

Branches:

-1-	-2-	-3-	Status	Tests
1	-	-	Covered	T6,T26,T21
0	1	-	Covered	T8,T6,T71
0	0	1	Covered	T1,T2,T3
0	0	0	Covered	T70

506            assign mio_oe_retreg_d[k] = (reg2hw.mio_pad_sleep_mode[k].q == 0) ? 1'b1 :
                                                                                 -1-  
                                                                                 ==>  
507                                        (reg2hw.mio_pad_sleep_mode[k].q == 1) ? 1'b1 :
                                                                                 -2-  
                                                                                 ==>  
508                                        (reg2hw.mio_pad_sleep_mode[k].q == 2) ? 1'b0 : mio_oe[k];
                                                                                 -3-  
                                                                                 ==>  
                                                                                 ==>  

Branches:

-1-	-2-	-3-	Status	Tests
1	-	-	Covered	T6,T26,T21
0	1	-	Covered	T8,T6,T71
0	0	1	Covered	T1,T2,T3
0	0	0	Covered	T70

489            assign mio_out[k] = reg2hw.mio_pad_sleep_status[k].q ?
                                                                    -1-  
                                                                    ==>  
                                                                    ==>  

Branches:

-1-	Status	Tests
1	Covered	T8,T6,T26
0	Covered	T1,T2,T3

493            assign mio_oe[k]  = reg2hw.mio_pad_sleep_status[k].q ?
                                                                    -1-  
                                                                    ==>  
                                                                    ==>  

Branches:

-1-	Status	Tests
1	Covered	T8,T6,T26
0	Covered	T1,T2,T3

502            assign mio_out_retreg_d[k] = (reg2hw.mio_pad_sleep_mode[k].q == 0) ? 1'b0 :
                                                                                  -1-  
                                                                                  ==>  
503                                         (reg2hw.mio_pad_sleep_mode[k].q == 1) ? 1'b1 :
                                                                                  -2-  
                                                                                  ==>  
504                                         (reg2hw.mio_pad_sleep_mode[k].q == 2) ? 1'b0 : mio_out[k];
                                                                                  -3-  
                                                                                  ==>  
                                                                                  ==>  

Branches:

-1-	-2-	-3-	Status	Tests
1	-	-	Covered	T6,T26,T71
0	1	-	Covered	T8,T6,T21
0	0	1	Covered	T1,T2,T3
0	0	0	Not Covered

506            assign mio_oe_retreg_d[k] = (reg2hw.mio_pad_sleep_mode[k].q == 0) ? 1'b1 :
                                                                                 -1-  
                                                                                 ==>  
507                                        (reg2hw.mio_pad_sleep_mode[k].q == 1) ? 1'b1 :
                                                                                 -2-  
                                                                                 ==>  
508                                        (reg2hw.mio_pad_sleep_mode[k].q == 2) ? 1'b0 : mio_oe[k];
                                                                                 -3-  
                                                                                 ==>  
                                                                                 ==>  

Branches:

-1-	-2-	-3-	Status	Tests
1	-	-	Covered	T6,T26,T71
0	1	-	Covered	T8,T6,T21
0	0	1	Covered	T1,T2,T3
0	0	0	Not Covered

489            assign mio_out[k] = reg2hw.mio_pad_sleep_status[k].q ?
                                                                    -1-  
                                                                    ==>  
                                                                    ==>  

Branches:

-1-	Status	Tests
1	Covered	T8,T6,T26
0	Covered	T1,T2,T3

493            assign mio_oe[k]  = reg2hw.mio_pad_sleep_status[k].q ?
                                                                    -1-  
                                                                    ==>  
                                                                    ==>  

Branches:

-1-	Status	Tests
1	Covered	T8,T6,T26
0	Covered	T1,T2,T3

502            assign mio_out_retreg_d[k] = (reg2hw.mio_pad_sleep_mode[k].q == 0) ? 1'b0 :
                                                                                  -1-  
                                                                                  ==>  
503                                         (reg2hw.mio_pad_sleep_mode[k].q == 1) ? 1'b1 :
                                                                                  -2-  
                                                                                  ==>  
504                                         (reg2hw.mio_pad_sleep_mode[k].q == 2) ? 1'b0 : mio_out[k];
                                                                                  -3-  
                                                                                  ==>  
                                                                                  ==>  

Branches:

-1-	-2-	-3-	Status	Tests
1	-	-	Covered	T6,T26,T78
0	1	-	Covered	T6,T71,T21
0	0	1	Covered	T1,T2,T3
0	0	0	Covered	T70

506            assign mio_oe_retreg_d[k] = (reg2hw.mio_pad_sleep_mode[k].q == 0) ? 1'b1 :
                                                                                 -1-  
                                                                                 ==>  
507                                        (reg2hw.mio_pad_sleep_mode[k].q == 1) ? 1'b1 :
                                                                                 -2-  
                                                                                 ==>  
508                                        (reg2hw.mio_pad_sleep_mode[k].q == 2) ? 1'b0 : mio_oe[k];
                                                                                 -3-  
                                                                                 ==>  
                                                                                 ==>  

Branches:

-1-	-2-	-3-	Status	Tests
1	-	-	Covered	T6,T26,T78
0	1	-	Covered	T6,T71,T21
0	0	1	Covered	T1,T2,T3
0	0	0	Covered	T70

489            assign mio_out[k] = reg2hw.mio_pad_sleep_status[k].q ?
                                                                    -1-  
                                                                    ==>  
                                                                    ==>  

Branches:

-1-	Status	Tests
1	Covered	T8,T6,T26
0	Covered	T1,T2,T3

493            assign mio_oe[k]  = reg2hw.mio_pad_sleep_status[k].q ?
                                                                    -1-  
                                                                    ==>  
                                                                    ==>  

Branches:

-1-	Status	Tests
1	Covered	T8,T6,T26
0	Covered	T1,T2,T3

502            assign mio_out_retreg_d[k] = (reg2hw.mio_pad_sleep_mode[k].q == 0) ? 1'b0 :
                                                                                  -1-  
                                                                                  ==>  
503                                         (reg2hw.mio_pad_sleep_mode[k].q == 1) ? 1'b1 :
                                                                                  -2-  
                                                                                  ==>  
504                                         (reg2hw.mio_pad_sleep_mode[k].q == 2) ? 1'b0 : mio_out[k];
                                                                                  -3-  
                                                                                  ==>  
                                                                                  ==>  

Branches:

-1-	-2-	-3-	Status	Tests
1	-	-	Covered	T8,T6,T26
0	1	-	Covered	T6,T71,T21
0	0	1	Covered	T1,T2,T3
0	0	0	Not Covered

506            assign mio_oe_retreg_d[k] = (reg2hw.mio_pad_sleep_mode[k].q == 0) ? 1'b1 :
                                                                                 -1-  
                                                                                 ==>  
507                                        (reg2hw.mio_pad_sleep_mode[k].q == 1) ? 1'b1 :
                                                                                 -2-  
                                                                                 ==>  
508                                        (reg2hw.mio_pad_sleep_mode[k].q == 2) ? 1'b0 : mio_oe[k];
                                                                                 -3-  
                                                                                 ==>  
                                                                                 ==>  

Branches:

-1-	-2-	-3-	Status	Tests
1	-	-	Covered	T8,T6,T26
0	1	-	Covered	T6,T71,T21
0	0	1	Covered	T1,T2,T3
0	0	0	Not Covered

489            assign mio_out[k] = reg2hw.mio_pad_sleep_status[k].q ?
                                                                    -1-  
                                                                    ==>  
                                                                    ==>  

Branches:

-1-	Status	Tests
1	Covered	T8,T6,T7
0	Covered	T1,T2,T3

493            assign mio_oe[k]  = reg2hw.mio_pad_sleep_status[k].q ?
                                                                    -1-  
                                                                    ==>  
                                                                    ==>  

Branches:

-1-	Status	Tests
1	Covered	T8,T6,T7
0	Covered	T1,T2,T3

502            assign mio_out_retreg_d[k] = (reg2hw.mio_pad_sleep_mode[k].q == 0) ? 1'b0 :
                                                                                  -1-  
                                                                                  ==>  
503                                         (reg2hw.mio_pad_sleep_mode[k].q == 1) ? 1'b1 :
                                                                                  -2-  
                                                                                  ==>  
504                                         (reg2hw.mio_pad_sleep_mode[k].q == 2) ? 1'b0 : mio_out[k];
                                                                                  -3-  
                                                                                  ==>  
                                                                                  ==>  

Branches:

-1-	-2-	-3-	Status	Tests
1	-	-	Covered	T6,T7,T79
0	1	-	Covered	T6,T26,T71
0	0	1	Covered	T1,T2,T3
0	0	0	Not Covered

506            assign mio_oe_retreg_d[k] = (reg2hw.mio_pad_sleep_mode[k].q == 0) ? 1'b1 :
                                                                                 -1-  
                                                                                 ==>  
507                                        (reg2hw.mio_pad_sleep_mode[k].q == 1) ? 1'b1 :
                                                                                 -2-  
                                                                                 ==>  
508                                        (reg2hw.mio_pad_sleep_mode[k].q == 2) ? 1'b0 : mio_oe[k];
                                                                                 -3-  
                                                                                 ==>  
                                                                                 ==>  

Branches:

-1-	-2-	-3-	Status	Tests
1	-	-	Covered	T6,T7,T79
0	1	-	Covered	T6,T26,T71
0	0	1	Covered	T1,T2,T3
0	0	0	Not Covered

489            assign mio_out[k] = reg2hw.mio_pad_sleep_status[k].q ?
                                                                    -1-  
                                                                    ==>  
                                                                    ==>  

Branches:

-1-	Status	Tests
1	Covered	T8,T26,T21
0	Covered	T1,T2,T3

493            assign mio_oe[k]  = reg2hw.mio_pad_sleep_status[k].q ?
                                                                    -1-  
                                                                    ==>  
                                                                    ==>  

Branches:

-1-	Status	Tests
1	Covered	T8,T26,T21
0	Covered	T1,T2,T3

502            assign mio_out_retreg_d[k] = (reg2hw.mio_pad_sleep_mode[k].q == 0) ? 1'b0 :
                                                                                  -1-  
                                                                                  ==>  
503                                         (reg2hw.mio_pad_sleep_mode[k].q == 1) ? 1'b1 :
                                                                                  -2-  
                                                                                  ==>  
504                                         (reg2hw.mio_pad_sleep_mode[k].q == 2) ? 1'b0 : mio_out[k];
                                                                                  -3-  
                                                                                  ==>  
                                                                                  ==>  

Branches:

-1-	-2-	-3-	Status	Tests
1	-	-	Covered	T8,T26
0	1	-	Not Covered
0	0	1	Covered	T1,T2,T3
0	0	0	Not Covered

506            assign mio_oe_retreg_d[k] = (reg2hw.mio_pad_sleep_mode[k].q == 0) ? 1'b1 :
                                                                                 -1-  
                                                                                 ==>  
507                                        (reg2hw.mio_pad_sleep_mode[k].q == 1) ? 1'b1 :
                                                                                 -2-  
                                                                                 ==>  
508                                        (reg2hw.mio_pad_sleep_mode[k].q == 2) ? 1'b0 : mio_oe[k];
                                                                                 -3-  
                                                                                 ==>  
                                                                                 ==>  

Branches:

-1-	-2-	-3-	Status	Tests
1	-	-	Covered	T8,T26
0	1	-	Not Covered
0	0	1	Covered	T1,T2,T3
0	0	0	Not Covered

489            assign mio_out[k] = reg2hw.mio_pad_sleep_status[k].q ?
                                                                    -1-  
                                                                    ==>  
                                                                    ==>  

Branches:

-1-	Status	Tests
1	Covered	T8,T26,T21
0	Covered	T1,T2,T3

493            assign mio_oe[k]  = reg2hw.mio_pad_sleep_status[k].q ?
                                                                    -1-  
                                                                    ==>  
                                                                    ==>  

Branches:

-1-	Status	Tests
1	Covered	T8,T26,T21
0	Covered	T1,T2,T3

502            assign mio_out_retreg_d[k] = (reg2hw.mio_pad_sleep_mode[k].q == 0) ? 1'b0 :
                                                                                  -1-  
                                                                                  ==>  
503                                         (reg2hw.mio_pad_sleep_mode[k].q == 1) ? 1'b1 :
                                                                                  -2-  
                                                                                  ==>  
504                                         (reg2hw.mio_pad_sleep_mode[k].q == 2) ? 1'b0 : mio_out[k];
                                                                                  -3-  
                                                                                  ==>  
                                                                                  ==>  

Branches:

-1-	-2-	-3-	Status	Tests
1	-	-	Covered	T8
0	1	-	Not Covered
0	0	1	Covered	T1,T2,T3
0	0	0	Covered	T70

506            assign mio_oe_retreg_d[k] = (reg2hw.mio_pad_sleep_mode[k].q == 0) ? 1'b1 :
                                                                                 -1-  
                                                                                 ==>  
507                                        (reg2hw.mio_pad_sleep_mode[k].q == 1) ? 1'b1 :
                                                                                 -2-  
                                                                                 ==>  
508                                        (reg2hw.mio_pad_sleep_mode[k].q == 2) ? 1'b0 : mio_oe[k];
                                                                                 -3-  
                                                                                 ==>  
                                                                                 ==>  

Branches:

-1-	-2-	-3-	Status	Tests
1	-	-	Covered	T8
0	1	-	Not Covered
0	0	1	Covered	T1,T2,T3
0	0	0	Covered	T70

489            assign mio_out[k] = reg2hw.mio_pad_sleep_status[k].q ?
                                                                    -1-  
                                                                    ==>  
                                                                    ==>  

Branches:

-1-	Status	Tests
1	Covered	T8,T26,T21
0	Covered	T1,T2,T3

493            assign mio_oe[k]  = reg2hw.mio_pad_sleep_status[k].q ?
                                                                    -1-  
                                                                    ==>  
                                                                    ==>  

Branches:

-1-	Status	Tests
1	Covered	T8,T26,T21
0	Covered	T1,T2,T3

502            assign mio_out_retreg_d[k] = (reg2hw.mio_pad_sleep_mode[k].q == 0) ? 1'b0 :
                                                                                  -1-  
                                                                                  ==>  
503                                         (reg2hw.mio_pad_sleep_mode[k].q == 1) ? 1'b1 :
                                                                                  -2-  
                                                                                  ==>  
504                                         (reg2hw.mio_pad_sleep_mode[k].q == 2) ? 1'b0 : mio_out[k];
                                                                                  -3-  
                                                                                  ==>  
                                                                                  ==>  

Branches:

-1-	-2-	-3-	Status	Tests
1	-	-	Covered	T21
0	1	-	Covered	T8,T26
0	0	1	Covered	T1,T2,T3
0	0	0	Covered	T70

506            assign mio_oe_retreg_d[k] = (reg2hw.mio_pad_sleep_mode[k].q == 0) ? 1'b1 :
                                                                                 -1-  
                                                                                 ==>  
507                                        (reg2hw.mio_pad_sleep_mode[k].q == 1) ? 1'b1 :
                                                                                 -2-  
                                                                                 ==>  
508                                        (reg2hw.mio_pad_sleep_mode[k].q == 2) ? 1'b0 : mio_oe[k];
                                                                                 -3-  
                                                                                 ==>  
                                                                                 ==>  

Branches:

-1-	-2-	-3-	Status	Tests
1	-	-	Covered	T21
0	1	-	Covered	T8,T26
0	0	1	Covered	T1,T2,T3
0	0	0	Covered	T70

489            assign mio_out[k] = reg2hw.mio_pad_sleep_status[k].q ?
                                                                    -1-  
                                                                    ==>  
                                                                    ==>  

Branches:

-1-	Status	Tests
1	Covered	T8,T26,T21
0	Covered	T1,T2,T3

493            assign mio_oe[k]  = reg2hw.mio_pad_sleep_status[k].q ?
                                                                    -1-  
                                                                    ==>  
                                                                    ==>  

Branches:

-1-	Status	Tests
1	Covered	T8,T26,T21
0	Covered	T1,T2,T3

502            assign mio_out_retreg_d[k] = (reg2hw.mio_pad_sleep_mode[k].q == 0) ? 1'b0 :
                                                                                  -1-  
                                                                                  ==>  
503                                         (reg2hw.mio_pad_sleep_mode[k].q == 1) ? 1'b1 :
                                                                                  -2-  
                                                                                  ==>  
504                                         (reg2hw.mio_pad_sleep_mode[k].q == 2) ? 1'b0 : mio_out[k];
                                                                                  -3-  
                                                                                  ==>  
                                                                                  ==>  

Branches:

-1-	-2-	-3-	Status	Tests
1	-	-	Not Covered
0	1	-	Covered	T26,T21
0	0	1	Covered	T1,T2,T3
0	0	0	Not Covered

506            assign mio_oe_retreg_d[k] = (reg2hw.mio_pad_sleep_mode[k].q == 0) ? 1'b1 :
                                                                                 -1-  
                                                                                 ==>  
507                                        (reg2hw.mio_pad_sleep_mode[k].q == 1) ? 1'b1 :
                                                                                 -2-  
                                                                                 ==>  
508                                        (reg2hw.mio_pad_sleep_mode[k].q == 2) ? 1'b0 : mio_oe[k];
                                                                                 -3-  
                                                                                 ==>  
                                                                                 ==>  

Branches:

-1-	-2-	-3-	Status	Tests
1	-	-	Not Covered
0	1	-	Covered	T26,T21
0	0	1	Covered	T1,T2,T3
0	0	0	Not Covered

489            assign mio_out[k] = reg2hw.mio_pad_sleep_status[k].q ?
                                                                    -1-  
                                                                    ==>  
                                                                    ==>  

Branches:

-1-	Status	Tests
1	Covered	T8,T26,T21
0	Covered	T1,T2,T3

493            assign mio_oe[k]  = reg2hw.mio_pad_sleep_status[k].q ?
                                                                    -1-  
                                                                    ==>  
                                                                    ==>  

Branches:

-1-	Status	Tests
1	Covered	T8,T26,T21
0	Covered	T1,T2,T3

502            assign mio_out_retreg_d[k] = (reg2hw.mio_pad_sleep_mode[k].q == 0) ? 1'b0 :
                                                                                  -1-  
                                                                                  ==>  
503                                         (reg2hw.mio_pad_sleep_mode[k].q == 1) ? 1'b1 :
                                                                                  -2-  
                                                                                  ==>  
504                                         (reg2hw.mio_pad_sleep_mode[k].q == 2) ? 1'b0 : mio_out[k];
                                                                                  -3-  
                                                                                  ==>  
                                                                                  ==>  

Branches:

-1-	-2-	-3-	Status	Tests
1	-	-	Covered	T8,T26,T21
0	1	-	Not Covered
0	0	1	Covered	T1,T2,T3
0	0	0	Not Covered

506            assign mio_oe_retreg_d[k] = (reg2hw.mio_pad_sleep_mode[k].q == 0) ? 1'b1 :
                                                                                 -1-  
                                                                                 ==>  
507                                        (reg2hw.mio_pad_sleep_mode[k].q == 1) ? 1'b1 :
                                                                                 -2-  
                                                                                 ==>  
508                                        (reg2hw.mio_pad_sleep_mode[k].q == 2) ? 1'b0 : mio_oe[k];
                                                                                 -3-  
                                                                                 ==>  
                                                                                 ==>  

Branches:

-1-	-2-	-3-	Status	Tests
1	-	-	Covered	T8,T26,T21
0	1	-	Not Covered
0	0	1	Covered	T1,T2,T3
0	0	0	Not Covered

489            assign mio_out[k] = reg2hw.mio_pad_sleep_status[k].q ?
                                                                    -1-  
                                                                    ==>  
                                                                    ==>  

Branches:

-1-	Status	Tests
1	Covered	T8,T26,T21
0	Covered	T1,T2,T3

493            assign mio_oe[k]  = reg2hw.mio_pad_sleep_status[k].q ?
                                                                    -1-  
                                                                    ==>  
                                                                    ==>  

Branches:

-1-	Status	Tests
1	Covered	T8,T26,T21
0	Covered	T1,T2,T3

502            assign mio_out_retreg_d[k] = (reg2hw.mio_pad_sleep_mode[k].q == 0) ? 1'b0 :
                                                                                  -1-  
                                                                                  ==>  
503                                         (reg2hw.mio_pad_sleep_mode[k].q == 1) ? 1'b1 :
                                                                                  -2-  
                                                                                  ==>  
504                                         (reg2hw.mio_pad_sleep_mode[k].q == 2) ? 1'b0 : mio_out[k];
                                                                                  -3-  
                                                                                  ==>  
                                                                                  ==>  

Branches:

-1-	-2-	-3-	Status	Tests
1	-	-	Covered	T26,T21,T70
0	1	-	Not Covered
0	0	1	Covered	T1,T2,T3
0	0	0	Not Covered

506            assign mio_oe_retreg_d[k] = (reg2hw.mio_pad_sleep_mode[k].q == 0) ? 1'b1 :
                                                                                 -1-  
                                                                                 ==>  
507                                        (reg2hw.mio_pad_sleep_mode[k].q == 1) ? 1'b1 :
                                                                                 -2-  
                                                                                 ==>  
508                                        (reg2hw.mio_pad_sleep_mode[k].q == 2) ? 1'b0 : mio_oe[k];
                                                                                 -3-  
                                                                                 ==>  
                                                                                 ==>  

Branches:

-1-	-2-	-3-	Status	Tests
1	-	-	Covered	T26,T21,T70
0	1	-	Not Covered
0	0	1	Covered	T1,T2,T3
0	0	0	Not Covered

489            assign mio_out[k] = reg2hw.mio_pad_sleep_status[k].q ?
                                                                    -1-  
                                                                    ==>  
                                                                    ==>  

Branches:

-1-	Status	Tests
1	Covered	T8,T26,T21
0	Covered	T1,T2,T3

493            assign mio_oe[k]  = reg2hw.mio_pad_sleep_status[k].q ?
                                                                    -1-  
                                                                    ==>  
                                                                    ==>  

Branches:

-1-	Status	Tests
1	Covered	T8,T26,T21
0	Covered	T1,T2,T3

502            assign mio_out_retreg_d[k] = (reg2hw.mio_pad_sleep_mode[k].q == 0) ? 1'b0 :
                                                                                  -1-  
                                                                                  ==>  
503                                         (reg2hw.mio_pad_sleep_mode[k].q == 1) ? 1'b1 :
                                                                                  -2-  
                                                                                  ==>  
504                                         (reg2hw.mio_pad_sleep_mode[k].q == 2) ? 1'b0 : mio_out[k];
                                                                                  -3-  
                                                                                  ==>  
                                                                                  ==>  

Branches:

-1-	-2-	-3-	Status	Tests
1	-	-	Covered	T26
0	1	-	Covered	T8
0	0	1	Covered	T1,T2,T3
0	0	0	Not Covered

506            assign mio_oe_retreg_d[k] = (reg2hw.mio_pad_sleep_mode[k].q == 0) ? 1'b1 :
                                                                                 -1-  
                                                                                 ==>  
507                                        (reg2hw.mio_pad_sleep_mode[k].q == 1) ? 1'b1 :
                                                                                 -2-  
                                                                                 ==>  
508                                        (reg2hw.mio_pad_sleep_mode[k].q == 2) ? 1'b0 : mio_oe[k];
                                                                                 -3-  
                                                                                 ==>  
                                                                                 ==>  

Branches:

-1-	-2-	-3-	Status	Tests
1	-	-	Covered	T26
0	1	-	Covered	T8
0	0	1	Covered	T1,T2,T3
0	0	0	Not Covered

489            assign mio_out[k] = reg2hw.mio_pad_sleep_status[k].q ?
                                                                    -1-  
                                                                    ==>  
                                                                    ==>  

Branches:

-1-	Status	Tests
1	Covered	T8,T26,T21
0	Covered	T1,T2,T3

493            assign mio_oe[k]  = reg2hw.mio_pad_sleep_status[k].q ?
                                                                    -1-  
                                                                    ==>  
                                                                    ==>  

Branches:

-1-	Status	Tests
1	Covered	T8,T26,T21
0	Covered	T1,T2,T3

502            assign mio_out_retreg_d[k] = (reg2hw.mio_pad_sleep_mode[k].q == 0) ? 1'b0 :
                                                                                  -1-  
                                                                                  ==>  
503                                         (reg2hw.mio_pad_sleep_mode[k].q == 1) ? 1'b1 :
                                                                                  -2-  
                                                                                  ==>  
504                                         (reg2hw.mio_pad_sleep_mode[k].q == 2) ? 1'b0 : mio_out[k];
                                                                                  -3-  
                                                                                  ==>  
                                                                                  ==>  

Branches:

-1-	-2-	-3-	Status	Tests
1	-	-	Covered	T21
0	1	-	Covered	T8
0	0	1	Covered	T1,T2,T3
0	0	0	Not Covered

506            assign mio_oe_retreg_d[k] = (reg2hw.mio_pad_sleep_mode[k].q == 0) ? 1'b1 :
                                                                                 -1-  
                                                                                 ==>  
507                                        (reg2hw.mio_pad_sleep_mode[k].q == 1) ? 1'b1 :
                                                                                 -2-  
                                                                                 ==>  
508                                        (reg2hw.mio_pad_sleep_mode[k].q == 2) ? 1'b0 : mio_oe[k];
                                                                                 -3-  
                                                                                 ==>  
                                                                                 ==>  

Branches:

-1-	-2-	-3-	Status	Tests
1	-	-	Covered	T21
0	1	-	Covered	T8
0	0	1	Covered	T1,T2,T3
0	0	0	Not Covered

489            assign mio_out[k] = reg2hw.mio_pad_sleep_status[k].q ?
                                                                    -1-  
                                                                    ==>  
                                                                    ==>  

Branches:

-1-	Status	Tests
1	Covered	T8,T26,T21
0	Covered	T1,T2,T3

493            assign mio_oe[k]  = reg2hw.mio_pad_sleep_status[k].q ?
                                                                    -1-  
                                                                    ==>  
                                                                    ==>  

Branches:

-1-	Status	Tests
1	Covered	T8,T26,T21
0	Covered	T1,T2,T3

502            assign mio_out_retreg_d[k] = (reg2hw.mio_pad_sleep_mode[k].q == 0) ? 1'b0 :
                                                                                  -1-  
                                                                                  ==>  
503                                         (reg2hw.mio_pad_sleep_mode[k].q == 1) ? 1'b1 :
                                                                                  -2-  
                                                                                  ==>  
504                                         (reg2hw.mio_pad_sleep_mode[k].q == 2) ? 1'b0 : mio_out[k];
                                                                                  -3-  
                                                                                  ==>  
                                                                                  ==>  

Branches:

-1-	-2-	-3-	Status	Tests
1	-	-	Not Covered
0	1	-	Covered	T8,T26
0	0	1	Covered	T1,T2,T3
0	0	0	Covered	T70

506            assign mio_oe_retreg_d[k] = (reg2hw.mio_pad_sleep_mode[k].q == 0) ? 1'b1 :
                                                                                 -1-  
                                                                                 ==>  
507                                        (reg2hw.mio_pad_sleep_mode[k].q == 1) ? 1'b1 :
                                                                                 -2-  
                                                                                 ==>  
508                                        (reg2hw.mio_pad_sleep_mode[k].q == 2) ? 1'b0 : mio_oe[k];
                                                                                 -3-  
                                                                                 ==>  
                                                                                 ==>  

Branches:

-1-	-2-	-3-	Status	Tests
1	-	-	Not Covered
0	1	-	Covered	T8,T26
0	0	1	Covered	T1,T2,T3
0	0	0	Covered	T70

489            assign mio_out[k] = reg2hw.mio_pad_sleep_status[k].q ?
                                                                    -1-  
                                                                    ==>  
                                                                    ==>  

Branches:

-1-	Status	Tests
1	Covered	T8,T26,T21
0	Covered	T1,T2,T3

493            assign mio_oe[k]  = reg2hw.mio_pad_sleep_status[k].q ?
                                                                    -1-  
                                                                    ==>  
                                                                    ==>  

Branches:

-1-	Status	Tests
1	Covered	T8,T26,T21
0	Covered	T1,T2,T3

502            assign mio_out_retreg_d[k] = (reg2hw.mio_pad_sleep_mode[k].q == 0) ? 1'b0 :
                                                                                  -1-  
                                                                                  ==>  
503                                         (reg2hw.mio_pad_sleep_mode[k].q == 1) ? 1'b1 :
                                                                                  -2-  
                                                                                  ==>  
504                                         (reg2hw.mio_pad_sleep_mode[k].q == 2) ? 1'b0 : mio_out[k];
                                                                                  -3-  
                                                                                  ==>  
                                                                                  ==>  

Branches:

-1-	-2-	-3-	Status	Tests
1	-	-	Covered	T8,T70
0	1	-	Not Covered
0	0	1	Covered	T1,T2,T3
0	0	0	Not Covered

506            assign mio_oe_retreg_d[k] = (reg2hw.mio_pad_sleep_mode[k].q == 0) ? 1'b1 :
                                                                                 -1-  
                                                                                 ==>  
507                                        (reg2hw.mio_pad_sleep_mode[k].q == 1) ? 1'b1 :
                                                                                 -2-  
                                                                                 ==>  
508                                        (reg2hw.mio_pad_sleep_mode[k].q == 2) ? 1'b0 : mio_oe[k];
                                                                                 -3-  
                                                                                 ==>  
                                                                                 ==>  

Branches:

-1-	-2-	-3-	Status	Tests
1	-	-	Covered	T8,T70
0	1	-	Not Covered
0	0	1	Covered	T1,T2,T3
0	0	0	Not Covered

489            assign mio_out[k] = reg2hw.mio_pad_sleep_status[k].q ?
                                                                    -1-  
                                                                    ==>  
                                                                    ==>  

Branches:

-1-	Status	Tests
1	Covered	T8,T26,T21
0	Covered	T1,T2,T3

493            assign mio_oe[k]  = reg2hw.mio_pad_sleep_status[k].q ?
                                                                    -1-  
                                                                    ==>  
                                                                    ==>  

Branches:

-1-	Status	Tests
1	Covered	T8,T26,T21
0	Covered	T1,T2,T3

502            assign mio_out_retreg_d[k] = (reg2hw.mio_pad_sleep_mode[k].q == 0) ? 1'b0 :
                                                                                  -1-  
                                                                                  ==>  
503                                         (reg2hw.mio_pad_sleep_mode[k].q == 1) ? 1'b1 :
                                                                                  -2-  
                                                                                  ==>  
504                                         (reg2hw.mio_pad_sleep_mode[k].q == 2) ? 1'b0 : mio_out[k];
                                                                                  -3-  
                                                                                  ==>  
                                                                                  ==>  

Branches:

-1-	-2-	-3-	Status	Tests
1	-	-	Not Covered
0	1	-	Covered	T26,T21
0	0	1	Covered	T1,T2,T3
0	0	0	Covered	T70

506            assign mio_oe_retreg_d[k] = (reg2hw.mio_pad_sleep_mode[k].q == 0) ? 1'b1 :
                                                                                 -1-  
                                                                                 ==>  
507                                        (reg2hw.mio_pad_sleep_mode[k].q == 1) ? 1'b1 :
                                                                                 -2-  
                                                                                 ==>  
508                                        (reg2hw.mio_pad_sleep_mode[k].q == 2) ? 1'b0 : mio_oe[k];
                                                                                 -3-  
                                                                                 ==>  
                                                                                 ==>  

Branches:

-1-	-2-	-3-	Status	Tests
1	-	-	Not Covered
0	1	-	Covered	T26,T21
0	0	1	Covered	T1,T2,T3
0	0	0	Covered	T70

489            assign mio_out[k] = reg2hw.mio_pad_sleep_status[k].q ?
                                                                    -1-  
                                                                    ==>  
                                                                    ==>  

Branches:

-1-	Status	Tests
1	Covered	T8,T26,T21
0	Covered	T1,T2,T3

493            assign mio_oe[k]  = reg2hw.mio_pad_sleep_status[k].q ?
                                                                    -1-  
                                                                    ==>  
                                                                    ==>  

Branches:

-1-	Status	Tests
1	Covered	T8,T26,T21
0	Covered	T1,T2,T3

502            assign mio_out_retreg_d[k] = (reg2hw.mio_pad_sleep_mode[k].q == 0) ? 1'b0 :
                                                                                  -1-  
                                                                                  ==>  
503                                         (reg2hw.mio_pad_sleep_mode[k].q == 1) ? 1'b1 :
                                                                                  -2-  
                                                                                  ==>  
504                                         (reg2hw.mio_pad_sleep_mode[k].q == 2) ? 1'b0 : mio_out[k];
                                                                                  -3-  
                                                                                  ==>  
                                                                                  ==>  

Branches:

-1-	-2-	-3-	Status	Tests
1	-	-	Covered	T8,T21
0	1	-	Covered	T70
0	0	1	Covered	T1,T2,T3
0	0	0	Not Covered

506            assign mio_oe_retreg_d[k] = (reg2hw.mio_pad_sleep_mode[k].q == 0) ? 1'b1 :
                                                                                 -1-  
                                                                                 ==>  
507                                        (reg2hw.mio_pad_sleep_mode[k].q == 1) ? 1'b1 :
                                                                                 -2-  
                                                                                 ==>  
508                                        (reg2hw.mio_pad_sleep_mode[k].q == 2) ? 1'b0 : mio_oe[k];
                                                                                 -3-  
                                                                                 ==>  
                                                                                 ==>  

Branches:

-1-	-2-	-3-	Status	Tests
1	-	-	Covered	T8,T21
0	1	-	Covered	T70
0	0	1	Covered	T1,T2,T3
0	0	0	Not Covered

489            assign mio_out[k] = reg2hw.mio_pad_sleep_status[k].q ?
                                                                    -1-  
                                                                    ==>  
                                                                    ==>  

Branches:

-1-	Status	Tests
1	Covered	T8,T26,T21
0	Covered	T1,T2,T3

493            assign mio_oe[k]  = reg2hw.mio_pad_sleep_status[k].q ?
                                                                    -1-  
                                                                    ==>  
                                                                    ==>  

Branches:

-1-	Status	Tests
1	Covered	T8,T26,T21
0	Covered	T1,T2,T3

502            assign mio_out_retreg_d[k] = (reg2hw.mio_pad_sleep_mode[k].q == 0) ? 1'b0 :
                                                                                  -1-  
                                                                                  ==>  
503                                         (reg2hw.mio_pad_sleep_mode[k].q == 1) ? 1'b1 :
                                                                                  -2-  
                                                                                  ==>  
504                                         (reg2hw.mio_pad_sleep_mode[k].q == 2) ? 1'b0 : mio_out[k];
                                                                                  -3-  
                                                                                  ==>  
                                                                                  ==>  

Branches:

-1-	-2-	-3-	Status	Tests
1	-	-	Not Covered
0	1	-	Covered	T8,T70
0	0	1	Covered	T1,T2,T3
0	0	0	Not Covered

506            assign mio_oe_retreg_d[k] = (reg2hw.mio_pad_sleep_mode[k].q == 0) ? 1'b1 :
                                                                                 -1-  
                                                                                 ==>  
507                                        (reg2hw.mio_pad_sleep_mode[k].q == 1) ? 1'b1 :
                                                                                 -2-  
                                                                                 ==>  
508                                        (reg2hw.mio_pad_sleep_mode[k].q == 2) ? 1'b0 : mio_oe[k];
                                                                                 -3-  
                                                                                 ==>  
                                                                                 ==>  

Branches:

-1-	-2-	-3-	Status	Tests
1	-	-	Not Covered
0	1	-	Covered	T8,T70
0	0	1	Covered	T1,T2,T3
0	0	0	Not Covered

489            assign mio_out[k] = reg2hw.mio_pad_sleep_status[k].q ?
                                                                    -1-  
                                                                    ==>  
                                                                    ==>  

Branches:

-1-	Status	Tests
1	Covered	T8,T26,T21
0	Covered	T1,T2,T3

493            assign mio_oe[k]  = reg2hw.mio_pad_sleep_status[k].q ?
                                                                    -1-  
                                                                    ==>  
                                                                    ==>  

Branches:

-1-	Status	Tests
1	Covered	T8,T26,T21
0	Covered	T1,T2,T3

502            assign mio_out_retreg_d[k] = (reg2hw.mio_pad_sleep_mode[k].q == 0) ? 1'b0 :
                                                                                  -1-  
                                                                                  ==>  
503                                         (reg2hw.mio_pad_sleep_mode[k].q == 1) ? 1'b1 :
                                                                                  -2-  
                                                                                  ==>  
504                                         (reg2hw.mio_pad_sleep_mode[k].q == 2) ? 1'b0 : mio_out[k];
                                                                                  -3-  
                                                                                  ==>  
                                                                                  ==>  

Branches:

-1-	-2-	-3-	Status	Tests
1	-	-	Covered	T8
0	1	-	Covered	T21
0	0	1	Covered	T1,T2,T3
0	0	0	Not Covered

506            assign mio_oe_retreg_d[k] = (reg2hw.mio_pad_sleep_mode[k].q == 0) ? 1'b1 :
                                                                                 -1-  
                                                                                 ==>  
507                                        (reg2hw.mio_pad_sleep_mode[k].q == 1) ? 1'b1 :
                                                                                 -2-  
                                                                                 ==>  
508                                        (reg2hw.mio_pad_sleep_mode[k].q == 2) ? 1'b0 : mio_oe[k];
                                                                                 -3-  
                                                                                 ==>  
                                                                                 ==>  

Branches:

-1-	-2-	-3-	Status	Tests
1	-	-	Covered	T8
0	1	-	Covered	T21
0	0	1	Covered	T1,T2,T3
0	0	0	Not Covered

489            assign mio_out[k] = reg2hw.mio_pad_sleep_status[k].q ?
                                                                    -1-  
                                                                    ==>  
                                                                    ==>  

Branches:

-1-	Status	Tests
1	Covered	T8,T26,T21
0	Covered	T1,T2,T3

493            assign mio_oe[k]  = reg2hw.mio_pad_sleep_status[k].q ?
                                                                    -1-  
                                                                    ==>  
                                                                    ==>  

Branches:

-1-	Status	Tests
1	Covered	T8,T26,T21
0	Covered	T1,T2,T3

502            assign mio_out_retreg_d[k] = (reg2hw.mio_pad_sleep_mode[k].q == 0) ? 1'b0 :
                                                                                  -1-  
                                                                                  ==>  
503                                         (reg2hw.mio_pad_sleep_mode[k].q == 1) ? 1'b1 :
                                                                                  -2-  
                                                                                  ==>  
504                                         (reg2hw.mio_pad_sleep_mode[k].q == 2) ? 1'b0 : mio_out[k];
                                                                                  -3-  
                                                                                  ==>  
                                                                                  ==>  

Branches:

-1-	-2-	-3-	Status	Tests
1	-	-	Not Covered
0	1	-	Covered	T8,T26,T21
0	0	1	Covered	T1,T2,T3
0	0	0	Not Covered

506            assign mio_oe_retreg_d[k] = (reg2hw.mio_pad_sleep_mode[k].q == 0) ? 1'b1 :
                                                                                 -1-  
                                                                                 ==>  
507                                        (reg2hw.mio_pad_sleep_mode[k].q == 1) ? 1'b1 :
                                                                                 -2-  
                                                                                 ==>  
508                                        (reg2hw.mio_pad_sleep_mode[k].q == 2) ? 1'b0 : mio_oe[k];
                                                                                 -3-  
                                                                                 ==>  
                                                                                 ==>  

Branches:

-1-	-2-	-3-	Status	Tests
1	-	-	Not Covered
0	1	-	Covered	T8,T26,T21
0	0	1	Covered	T1,T2,T3
0	0	0	Not Covered

489            assign mio_out[k] = reg2hw.mio_pad_sleep_status[k].q ?
                                                                    -1-  
                                                                    ==>  
                                                                    ==>  

Branches:

-1-	Status	Tests
1	Covered	T8,T26,T21
0	Covered	T1,T2,T3

493            assign mio_oe[k]  = reg2hw.mio_pad_sleep_status[k].q ?
                                                                    -1-  
                                                                    ==>  
                                                                    ==>  

Branches:

-1-	Status	Tests
1	Covered	T8,T26,T21
0	Covered	T1,T2,T3

502            assign mio_out_retreg_d[k] = (reg2hw.mio_pad_sleep_mode[k].q == 0) ? 1'b0 :
                                                                                  -1-  
                                                                                  ==>  
503                                         (reg2hw.mio_pad_sleep_mode[k].q == 1) ? 1'b1 :
                                                                                  -2-  
                                                                                  ==>  
504                                         (reg2hw.mio_pad_sleep_mode[k].q == 2) ? 1'b0 : mio_out[k];
                                                                                  -3-  
                                                                                  ==>  
                                                                                  ==>  

Branches:

-1-	-2-	-3-	Status	Tests
1	-	-	Covered	T8
0	1	-	Covered	T26,T21
0	0	1	Covered	T1,T2,T3
0	0	0	Not Covered

506            assign mio_oe_retreg_d[k] = (reg2hw.mio_pad_sleep_mode[k].q == 0) ? 1'b1 :
                                                                                 -1-  
                                                                                 ==>  
507                                        (reg2hw.mio_pad_sleep_mode[k].q == 1) ? 1'b1 :
                                                                                 -2-  
                                                                                 ==>  
508                                        (reg2hw.mio_pad_sleep_mode[k].q == 2) ? 1'b0 : mio_oe[k];
                                                                                 -3-  
                                                                                 ==>  
                                                                                 ==>  

Branches:

-1-	-2-	-3-	Status	Tests
1	-	-	Covered	T8
0	1	-	Covered	T26,T21
0	0	1	Covered	T1,T2,T3
0	0	0	Not Covered

489            assign mio_out[k] = reg2hw.mio_pad_sleep_status[k].q ?
                                                                    -1-  
                                                                    ==>  
                                                                    ==>  

Branches:

-1-	Status	Tests
1	Covered	T8,T26,T21
0	Covered	T1,T2,T3

493            assign mio_oe[k]  = reg2hw.mio_pad_sleep_status[k].q ?
                                                                    -1-  
                                                                    ==>  
                                                                    ==>  

Branches:

-1-	Status	Tests
1	Covered	T8,T26,T21
0	Covered	T1,T2,T3

502            assign mio_out_retreg_d[k] = (reg2hw.mio_pad_sleep_mode[k].q == 0) ? 1'b0 :
                                                                                  -1-  
                                                                                  ==>  
503                                         (reg2hw.mio_pad_sleep_mode[k].q == 1) ? 1'b1 :
                                                                                  -2-  
                                                                                  ==>  
504                                         (reg2hw.mio_pad_sleep_mode[k].q == 2) ? 1'b0 : mio_out[k];
                                                                                  -3-  
                                                                                  ==>  
                                                                                  ==>  

Branches:

-1-	-2-	-3-	Status	Tests
1	-	-	Covered	T21,T70
0	1	-	Not Covered
0	0	1	Covered	T1,T2,T3
0	0	0	Not Covered

506            assign mio_oe_retreg_d[k] = (reg2hw.mio_pad_sleep_mode[k].q == 0) ? 1'b1 :
                                                                                 -1-  
                                                                                 ==>  
507                                        (reg2hw.mio_pad_sleep_mode[k].q == 1) ? 1'b1 :
                                                                                 -2-  
                                                                                 ==>  
508                                        (reg2hw.mio_pad_sleep_mode[k].q == 2) ? 1'b0 : mio_oe[k];
                                                                                 -3-  
                                                                                 ==>  
                                                                                 ==>  

Branches:

-1-	-2-	-3-	Status	Tests
1	-	-	Covered	T21,T70
0	1	-	Not Covered
0	0	1	Covered	T1,T2,T3
0	0	0	Not Covered

489            assign mio_out[k] = reg2hw.mio_pad_sleep_status[k].q ?
                                                                    -1-  
                                                                    ==>  
                                                                    ==>  

Branches:

-1-	Status	Tests
1	Covered	T8,T26,T21
0	Covered	T1,T2,T3

493            assign mio_oe[k]  = reg2hw.mio_pad_sleep_status[k].q ?
                                                                    -1-  
                                                                    ==>  
                                                                    ==>  

Branches:

-1-	Status	Tests
1	Covered	T8,T26,T21
0	Covered	T1,T2,T3

502            assign mio_out_retreg_d[k] = (reg2hw.mio_pad_sleep_mode[k].q == 0) ? 1'b0 :
                                                                                  -1-  
                                                                                  ==>  
503                                         (reg2hw.mio_pad_sleep_mode[k].q == 1) ? 1'b1 :
                                                                                  -2-  
                                                                                  ==>  
504                                         (reg2hw.mio_pad_sleep_mode[k].q == 2) ? 1'b0 : mio_out[k];
                                                                                  -3-  
                                                                                  ==>  
                                                                                  ==>  

Branches:

-1-	-2-	-3-	Status	Tests
1	-	-	Covered	T26
0	1	-	Covered	T8,T21,T70
0	0	1	Covered	T1,T2,T3
0	0	0	Not Covered

506            assign mio_oe_retreg_d[k] = (reg2hw.mio_pad_sleep_mode[k].q == 0) ? 1'b1 :
                                                                                 -1-  
                                                                                 ==>  
507                                        (reg2hw.mio_pad_sleep_mode[k].q == 1) ? 1'b1 :
                                                                                 -2-  
                                                                                 ==>  
508                                        (reg2hw.mio_pad_sleep_mode[k].q == 2) ? 1'b0 : mio_oe[k];
                                                                                 -3-  
                                                                                 ==>  
                                                                                 ==>  

Branches:

-1-	-2-	-3-	Status	Tests
1	-	-	Covered	T26
0	1	-	Covered	T8,T21,T70
0	0	1	Covered	T1,T2,T3
0	0	0	Not Covered

489            assign mio_out[k] = reg2hw.mio_pad_sleep_status[k].q ?
                                                                    -1-  
                                                                    ==>  
                                                                    ==>  

Branches:

-1-	Status	Tests
1	Covered	T8,T26,T21
0	Covered	T1,T2,T3

493            assign mio_oe[k]  = reg2hw.mio_pad_sleep_status[k].q ?
                                                                    -1-  
                                                                    ==>  
                                                                    ==>  

Branches:

-1-	Status	Tests
1	Covered	T8,T26,T21
0	Covered	T1,T2,T3

502            assign mio_out_retreg_d[k] = (reg2hw.mio_pad_sleep_mode[k].q == 0) ? 1'b0 :
                                                                                  -1-  
                                                                                  ==>  
503                                         (reg2hw.mio_pad_sleep_mode[k].q == 1) ? 1'b1 :
                                                                                  -2-  
                                                                                  ==>  
504                                         (reg2hw.mio_pad_sleep_mode[k].q == 2) ? 1'b0 : mio_out[k];
                                                                                  -3-  
                                                                                  ==>  
                                                                                  ==>  

Branches:

-1-	-2-	-3-	Status	Tests
1	-	-	Not Covered
0	1	-	Covered	T8
0	0	1	Covered	T1,T2,T3
0	0	0	Not Covered

506            assign mio_oe_retreg_d[k] = (reg2hw.mio_pad_sleep_mode[k].q == 0) ? 1'b1 :
                                                                                 -1-  
                                                                                 ==>  
507                                        (reg2hw.mio_pad_sleep_mode[k].q == 1) ? 1'b1 :
                                                                                 -2-  
                                                                                 ==>  
508                                        (reg2hw.mio_pad_sleep_mode[k].q == 2) ? 1'b0 : mio_oe[k];
                                                                                 -3-  
                                                                                 ==>  
                                                                                 ==>  

Branches:

-1-	-2-	-3-	Status	Tests
1	-	-	Not Covered
0	1	-	Covered	T8
0	0	1	Covered	T1,T2,T3
0	0	0	Not Covered

489            assign mio_out[k] = reg2hw.mio_pad_sleep_status[k].q ?
                                                                    -1-  
                                                                    ==>  
                                                                    ==>  

Branches:

-1-	Status	Tests
1	Covered	T8,T26,T21
0	Covered	T1,T2,T3

493            assign mio_oe[k]  = reg2hw.mio_pad_sleep_status[k].q ?
                                                                    -1-  
                                                                    ==>  
                                                                    ==>  

Branches:

-1-	Status	Tests
1	Covered	T8,T26,T21
0	Covered	T1,T2,T3

502            assign mio_out_retreg_d[k] = (reg2hw.mio_pad_sleep_mode[k].q == 0) ? 1'b0 :
                                                                                  -1-  
                                                                                  ==>  
503                                         (reg2hw.mio_pad_sleep_mode[k].q == 1) ? 1'b1 :
                                                                                  -2-  
                                                                                  ==>  
504                                         (reg2hw.mio_pad_sleep_mode[k].q == 2) ? 1'b0 : mio_out[k];
                                                                                  -3-  
                                                                                  ==>  
                                                                                  ==>  

Branches:

-1-	-2-	-3-	Status	Tests
1	-	-	Covered	T8
0	1	-	Covered	T26
0	0	1	Covered	T1,T2,T3
0	0	0	Not Covered

506            assign mio_oe_retreg_d[k] = (reg2hw.mio_pad_sleep_mode[k].q == 0) ? 1'b1 :
                                                                                 -1-  
                                                                                 ==>  
507                                        (reg2hw.mio_pad_sleep_mode[k].q == 1) ? 1'b1 :
                                                                                 -2-  
                                                                                 ==>  
508                                        (reg2hw.mio_pad_sleep_mode[k].q == 2) ? 1'b0 : mio_oe[k];
                                                                                 -3-  
                                                                                 ==>  
                                                                                 ==>  

Branches:

-1-	-2-	-3-	Status	Tests
1	-	-	Covered	T8
0	1	-	Covered	T26
0	0	1	Covered	T1,T2,T3
0	0	0	Not Covered

489            assign mio_out[k] = reg2hw.mio_pad_sleep_status[k].q ?
                                                                    -1-  
                                                                    ==>  
                                                                    ==>  

Branches:

-1-	Status	Tests
1	Covered	T8,T26,T21
0	Covered	T1,T2,T3

493            assign mio_oe[k]  = reg2hw.mio_pad_sleep_status[k].q ?
                                                                    -1-  
                                                                    ==>  
                                                                    ==>  

Branches:

-1-	Status	Tests
1	Covered	T8,T26,T21
0	Covered	T1,T2,T3

502            assign mio_out_retreg_d[k] = (reg2hw.mio_pad_sleep_mode[k].q == 0) ? 1'b0 :
                                                                                  -1-  
                                                                                  ==>  
503                                         (reg2hw.mio_pad_sleep_mode[k].q == 1) ? 1'b1 :
                                                                                  -2-  
                                                                                  ==>  
504                                         (reg2hw.mio_pad_sleep_mode[k].q == 2) ? 1'b0 : mio_out[k];
                                                                                  -3-  
                                                                                  ==>  
                                                                                  ==>  

Branches:

-1-	-2-	-3-	Status	Tests
1	-	-	Covered	T8
0	1	-	Covered	T26
0	0	1	Covered	T1,T2,T3
0	0	0	Covered	T70

506            assign mio_oe_retreg_d[k] = (reg2hw.mio_pad_sleep_mode[k].q == 0) ? 1'b1 :
                                                                                 -1-  
                                                                                 ==>  
507                                        (reg2hw.mio_pad_sleep_mode[k].q == 1) ? 1'b1 :
                                                                                 -2-  
                                                                                 ==>  
508                                        (reg2hw.mio_pad_sleep_mode[k].q == 2) ? 1'b0 : mio_oe[k];
                                                                                 -3-  
                                                                                 ==>  
                                                                                 ==>  

Branches:

-1-	-2-	-3-	Status	Tests
1	-	-	Covered	T8
0	1	-	Covered	T26
0	0	1	Covered	T1,T2,T3
0	0	0	Covered	T70

489            assign mio_out[k] = reg2hw.mio_pad_sleep_status[k].q ?
                                                                    -1-  
                                                                    ==>  
                                                                    ==>  

Branches:

-1-	Status	Tests
1	Covered	T8,T26,T21
0	Covered	T1,T2,T3

493            assign mio_oe[k]  = reg2hw.mio_pad_sleep_status[k].q ?
                                                                    -1-  
                                                                    ==>  
                                                                    ==>  

Branches:

-1-	Status	Tests
1	Covered	T8,T26,T21
0	Covered	T1,T2,T3

502            assign mio_out_retreg_d[k] = (reg2hw.mio_pad_sleep_mode[k].q == 0) ? 1'b0 :
                                                                                  -1-  
                                                                                  ==>  
503                                         (reg2hw.mio_pad_sleep_mode[k].q == 1) ? 1'b1 :
                                                                                  -2-  
                                                                                  ==>  
504                                         (reg2hw.mio_pad_sleep_mode[k].q == 2) ? 1'b0 : mio_out[k];
                                                                                  -3-  
                                                                                  ==>  
                                                                                  ==>  

Branches:

-1-	-2-	-3-	Status	Tests
1	-	-	Covered	T26,T70
0	1	-	Not Covered
0	0	1	Covered	T1,T2,T3
0	0	0	Not Covered

506            assign mio_oe_retreg_d[k] = (reg2hw.mio_pad_sleep_mode[k].q == 0) ? 1'b1 :
                                                                                 -1-  
                                                                                 ==>  
507                                        (reg2hw.mio_pad_sleep_mode[k].q == 1) ? 1'b1 :
                                                                                 -2-  
                                                                                 ==>  
508                                        (reg2hw.mio_pad_sleep_mode[k].q == 2) ? 1'b0 : mio_oe[k];
                                                                                 -3-  
                                                                                 ==>  
                                                                                 ==>  

Branches:

-1-	-2-	-3-	Status	Tests
1	-	-	Covered	T26,T70
0	1	-	Not Covered
0	0	1	Covered	T1,T2,T3
0	0	0	Not Covered

489            assign mio_out[k] = reg2hw.mio_pad_sleep_status[k].q ?
                                                                    -1-  
                                                                    ==>  
                                                                    ==>  

Branches:

-1-	Status	Tests
1	Covered	T8,T26,T21
0	Covered	T1,T2,T3

493            assign mio_oe[k]  = reg2hw.mio_pad_sleep_status[k].q ?
                                                                    -1-  
                                                                    ==>  
                                                                    ==>  

Branches:

-1-	Status	Tests
1	Covered	T8,T26,T21
0	Covered	T1,T2,T3

502            assign mio_out_retreg_d[k] = (reg2hw.mio_pad_sleep_mode[k].q == 0) ? 1'b0 :
                                                                                  -1-  
                                                                                  ==>  
503                                         (reg2hw.mio_pad_sleep_mode[k].q == 1) ? 1'b1 :
                                                                                  -2-  
                                                                                  ==>  
504                                         (reg2hw.mio_pad_sleep_mode[k].q == 2) ? 1'b0 : mio_out[k];
                                                                                  -3-  
                                                                                  ==>  
                                                                                  ==>  

Branches:

-1-	-2-	-3-	Status	Tests
1	-	-	Covered	T8,T21
0	1	-	Covered	T26
0	0	1	Covered	T1,T2,T3
0	0	0	Not Covered

506            assign mio_oe_retreg_d[k] = (reg2hw.mio_pad_sleep_mode[k].q == 0) ? 1'b1 :
                                                                                 -1-  
                                                                                 ==>  
507                                        (reg2hw.mio_pad_sleep_mode[k].q == 1) ? 1'b1 :
                                                                                 -2-  
                                                                                 ==>  
508                                        (reg2hw.mio_pad_sleep_mode[k].q == 2) ? 1'b0 : mio_oe[k];
                                                                                 -3-  
                                                                                 ==>  
                                                                                 ==>  

Branches:

-1-	-2-	-3-	Status	Tests
1	-	-	Covered	T8,T21
0	1	-	Covered	T26
0	0	1	Covered	T1,T2,T3
0	0	0	Not Covered

489            assign mio_out[k] = reg2hw.mio_pad_sleep_status[k].q ?
                                                                    -1-  
                                                                    ==>  
                                                                    ==>  

Branches:

-1-	Status	Tests
1	Covered	T8,T26,T21
0	Covered	T1,T2,T3

493            assign mio_oe[k]  = reg2hw.mio_pad_sleep_status[k].q ?
                                                                    -1-  
                                                                    ==>  
                                                                    ==>  

Branches:

-1-	Status	Tests
1	Covered	T8,T26,T21
0	Covered	T1,T2,T3

502            assign mio_out_retreg_d[k] = (reg2hw.mio_pad_sleep_mode[k].q == 0) ? 1'b0 :
                                                                                  -1-  
                                                                                  ==>  
503                                         (reg2hw.mio_pad_sleep_mode[k].q == 1) ? 1'b1 :
                                                                                  -2-  
                                                                                  ==>  
504                                         (reg2hw.mio_pad_sleep_mode[k].q == 2) ? 1'b0 : mio_out[k];
                                                                                  -3-  
                                                                                  ==>  
                                                                                  ==>  

Branches:

-1-	-2-	-3-	Status	Tests
1	-	-	Covered	T8,T21
0	1	-	Not Covered
0	0	1	Covered	T1,T2,T3
0	0	0	Not Covered

506            assign mio_oe_retreg_d[k] = (reg2hw.mio_pad_sleep_mode[k].q == 0) ? 1'b1 :
                                                                                 -1-  
                                                                                 ==>  
507                                        (reg2hw.mio_pad_sleep_mode[k].q == 1) ? 1'b1 :
                                                                                 -2-  
                                                                                 ==>  
508                                        (reg2hw.mio_pad_sleep_mode[k].q == 2) ? 1'b0 : mio_oe[k];
                                                                                 -3-  
                                                                                 ==>  
                                                                                 ==>  

Branches:

-1-	-2-	-3-	Status	Tests
1	-	-	Covered	T8,T21
0	1	-	Not Covered
0	0	1	Covered	T1,T2,T3
0	0	0	Not Covered

489            assign mio_out[k] = reg2hw.mio_pad_sleep_status[k].q ?
                                                                    -1-  
                                                                    ==>  
                                                                    ==>  

Branches:

-1-	Status	Tests
1	Covered	T8,T26,T21
0	Covered	T1,T2,T3

493            assign mio_oe[k]  = reg2hw.mio_pad_sleep_status[k].q ?
                                                                    -1-  
                                                                    ==>  
                                                                    ==>  

Branches:

-1-	Status	Tests
1	Covered	T8,T26,T21
0	Covered	T1,T2,T3

502            assign mio_out_retreg_d[k] = (reg2hw.mio_pad_sleep_mode[k].q == 0) ? 1'b0 :
                                                                                  -1-  
                                                                                  ==>  
503                                         (reg2hw.mio_pad_sleep_mode[k].q == 1) ? 1'b1 :
                                                                                  -2-  
                                                                                  ==>  
504                                         (reg2hw.mio_pad_sleep_mode[k].q == 2) ? 1'b0 : mio_out[k];
                                                                                  -3-  
                                                                                  ==>  
                                                                                  ==>  

Branches:

-1-	-2-	-3-	Status	Tests
1	-	-	Not Covered
0	1	-	Covered	T26,T21,T70
0	0	1	Covered	T1,T2,T3
0	0	0	Not Covered

506            assign mio_oe_retreg_d[k] = (reg2hw.mio_pad_sleep_mode[k].q == 0) ? 1'b1 :
                                                                                 -1-  
                                                                                 ==>  
507                                        (reg2hw.mio_pad_sleep_mode[k].q == 1) ? 1'b1 :
                                                                                 -2-  
                                                                                 ==>  
508                                        (reg2hw.mio_pad_sleep_mode[k].q == 2) ? 1'b0 : mio_oe[k];
                                                                                 -3-  
                                                                                 ==>  
                                                                                 ==>  

Branches:

-1-	-2-	-3-	Status	Tests
1	-	-	Not Covered
0	1	-	Covered	T26,T21,T70
0	0	1	Covered	T1,T2,T3
0	0	0	Not Covered

489            assign mio_out[k] = reg2hw.mio_pad_sleep_status[k].q ?
                                                                    -1-  
                                                                    ==>  
                                                                    ==>  

Branches:

-1-	Status	Tests
1	Covered	T8,T26,T21
0	Covered	T1,T2,T3

493            assign mio_oe[k]  = reg2hw.mio_pad_sleep_status[k].q ?
                                                                    -1-  
                                                                    ==>  
                                                                    ==>  

Branches:

-1-	Status	Tests
1	Covered	T8,T26,T21
0	Covered	T1,T2,T3

502            assign mio_out_retreg_d[k] = (reg2hw.mio_pad_sleep_mode[k].q == 0) ? 1'b0 :
                                                                                  -1-  
                                                                                  ==>  
503                                         (reg2hw.mio_pad_sleep_mode[k].q == 1) ? 1'b1 :
                                                                                  -2-  
                                                                                  ==>  
504                                         (reg2hw.mio_pad_sleep_mode[k].q == 2) ? 1'b0 : mio_out[k];
                                                                                  -3-  
                                                                                  ==>  
                                                                                  ==>  

Branches:

-1-	-2-	-3-	Status	Tests
1	-	-	Covered	T26
0	1	-	Covered	T8,T21
0	0	1	Covered	T1,T2,T3
0	0	0	Covered	T70

506            assign mio_oe_retreg_d[k] = (reg2hw.mio_pad_sleep_mode[k].q == 0) ? 1'b1 :
                                                                                 -1-  
                                                                                 ==>  
507                                        (reg2hw.mio_pad_sleep_mode[k].q == 1) ? 1'b1 :
                                                                                 -2-  
                                                                                 ==>  
508                                        (reg2hw.mio_pad_sleep_mode[k].q == 2) ? 1'b0 : mio_oe[k];
                                                                                 -3-  
                                                                                 ==>  
                                                                                 ==>  

Branches:

-1-	-2-	-3-	Status	Tests
1	-	-	Covered	T26
0	1	-	Covered	T8,T21
0	0	1	Covered	T1,T2,T3
0	0	0	Covered	T70

489            assign mio_out[k] = reg2hw.mio_pad_sleep_status[k].q ?
                                                                    -1-  
                                                                    ==>  
                                                                    ==>  

Branches:

-1-	Status	Tests
1	Covered	T8,T26,T21
0	Covered	T1,T2,T3

493            assign mio_oe[k]  = reg2hw.mio_pad_sleep_status[k].q ?
                                                                    -1-  
                                                                    ==>  
                                                                    ==>  

Branches:

-1-	Status	Tests
1	Covered	T8,T26,T21
0	Covered	T1,T2,T3

502            assign mio_out_retreg_d[k] = (reg2hw.mio_pad_sleep_mode[k].q == 0) ? 1'b0 :
                                                                                  -1-  
                                                                                  ==>  
503                                         (reg2hw.mio_pad_sleep_mode[k].q == 1) ? 1'b1 :
                                                                                  -2-  
                                                                                  ==>  
504                                         (reg2hw.mio_pad_sleep_mode[k].q == 2) ? 1'b0 : mio_out[k];
                                                                                  -3-  
                                                                                  ==>  
                                                                                  ==>  

Branches:

-1-	-2-	-3-	Status	Tests
1	-	-	Covered	T26
0	1	-	Covered	T70
0	0	1	Covered	T1,T2,T3
0	0	0	Not Covered

506            assign mio_oe_retreg_d[k] = (reg2hw.mio_pad_sleep_mode[k].q == 0) ? 1'b1 :
                                                                                 -1-  
                                                                                 ==>  
507                                        (reg2hw.mio_pad_sleep_mode[k].q == 1) ? 1'b1 :
                                                                                 -2-  
                                                                                 ==>  
508                                        (reg2hw.mio_pad_sleep_mode[k].q == 2) ? 1'b0 : mio_oe[k];
                                                                                 -3-  
                                                                                 ==>  
                                                                                 ==>  

Branches:

-1-	-2-	-3-	Status	Tests
1	-	-	Covered	T26
0	1	-	Covered	T70
0	0	1	Covered	T1,T2,T3
0	0	0	Not Covered

489            assign mio_out[k] = reg2hw.mio_pad_sleep_status[k].q ?
                                                                    -1-  
                                                                    ==>  
                                                                    ==>  

Branches:

-1-	Status	Tests
1	Covered	T8,T26,T21
0	Covered	T1,T2,T3

493            assign mio_oe[k]  = reg2hw.mio_pad_sleep_status[k].q ?
                                                                    -1-  
                                                                    ==>  
                                                                    ==>  

Branches:

-1-	Status	Tests
1	Covered	T8,T26,T21
0	Covered	T1,T2,T3

502            assign mio_out_retreg_d[k] = (reg2hw.mio_pad_sleep_mode[k].q == 0) ? 1'b0 :
                                                                                  -1-  
                                                                                  ==>  
503                                         (reg2hw.mio_pad_sleep_mode[k].q == 1) ? 1'b1 :
                                                                                  -2-  
                                                                                  ==>  
504                                         (reg2hw.mio_pad_sleep_mode[k].q == 2) ? 1'b0 : mio_out[k];
                                                                                  -3-  
                                                                                  ==>  
                                                                                  ==>  

Branches:

-1-	-2-	-3-	Status	Tests
1	-	-	Covered	T8,T26
0	1	-	Covered	T70
0	0	1	Covered	T1,T2,T3
0	0	0	Not Covered

506            assign mio_oe_retreg_d[k] = (reg2hw.mio_pad_sleep_mode[k].q == 0) ? 1'b1 :
                                                                                 -1-  
                                                                                 ==>  
507                                        (reg2hw.mio_pad_sleep_mode[k].q == 1) ? 1'b1 :
                                                                                 -2-  
                                                                                 ==>  
508                                        (reg2hw.mio_pad_sleep_mode[k].q == 2) ? 1'b0 : mio_oe[k];
                                                                                 -3-  
                                                                                 ==>  
                                                                                 ==>  

Branches:

-1-	-2-	-3-	Status	Tests
1	-	-	Covered	T8,T26
0	1	-	Covered	T70
0	0	1	Covered	T1,T2,T3
0	0	0	Not Covered

489            assign mio_out[k] = reg2hw.mio_pad_sleep_status[k].q ?
                                                                    -1-  
                                                                    ==>  
                                                                    ==>  

Branches:

-1-	Status	Tests
1	Covered	T8,T26,T21
0	Covered	T1,T2,T3

493            assign mio_oe[k]  = reg2hw.mio_pad_sleep_status[k].q ?
                                                                    -1-  
                                                                    ==>  
                                                                    ==>  

Branches:

-1-	Status	Tests
1	Covered	T8,T26,T21
0	Covered	T1,T2,T3

502            assign mio_out_retreg_d[k] = (reg2hw.mio_pad_sleep_mode[k].q == 0) ? 1'b0 :
                                                                                  -1-  
                                                                                  ==>  
503                                         (reg2hw.mio_pad_sleep_mode[k].q == 1) ? 1'b1 :
                                                                                  -2-  
                                                                                  ==>  
504                                         (reg2hw.mio_pad_sleep_mode[k].q == 2) ? 1'b0 : mio_out[k];
                                                                                  -3-  
                                                                                  ==>  
                                                                                  ==>  

Branches:

-1-	-2-	-3-	Status	Tests
1	-	-	Not Covered
0	1	-	Covered	T8,T26,T70
0	0	1	Covered	T1,T2,T3
0	0	0	Not Covered

506            assign mio_oe_retreg_d[k] = (reg2hw.mio_pad_sleep_mode[k].q == 0) ? 1'b1 :
                                                                                 -1-  
                                                                                 ==>  
507                                        (reg2hw.mio_pad_sleep_mode[k].q == 1) ? 1'b1 :
                                                                                 -2-  
                                                                                 ==>  
508                                        (reg2hw.mio_pad_sleep_mode[k].q == 2) ? 1'b0 : mio_oe[k];
                                                                                 -3-  
                                                                                 ==>  
                                                                                 ==>  

Branches:

-1-	-2-	-3-	Status	Tests
1	-	-	Not Covered
0	1	-	Covered	T8,T26,T70
0	0	1	Covered	T1,T2,T3
0	0	0	Not Covered

489            assign mio_out[k] = reg2hw.mio_pad_sleep_status[k].q ?
                                                                    -1-  
                                                                    ==>  
                                                                    ==>  

Branches:

-1-	Status	Tests
1	Covered	T8,T26,T21
0	Covered	T1,T2,T3

493            assign mio_oe[k]  = reg2hw.mio_pad_sleep_status[k].q ?
                                                                    -1-  
                                                                    ==>  
                                                                    ==>  

Branches:

-1-	Status	Tests
1	Covered	T8,T26,T21
0	Covered	T1,T2,T3

502            assign mio_out_retreg_d[k] = (reg2hw.mio_pad_sleep_mode[k].q == 0) ? 1'b0 :
                                                                                  -1-  
                                                                                  ==>  
503                                         (reg2hw.mio_pad_sleep_mode[k].q == 1) ? 1'b1 :
                                                                                  -2-  
                                                                                  ==>  
504                                         (reg2hw.mio_pad_sleep_mode[k].q == 2) ? 1'b0 : mio_out[k];
                                                                                  -3-  
                                                                                  ==>  
                                                                                  ==>  

Branches:

-1-	-2-	-3-	Status	Tests
1	-	-	Covered	T8,T70
0	1	-	Covered	T21
0	0	1	Covered	T1,T2,T3
0	0	0	Not Covered

506            assign mio_oe_retreg_d[k] = (reg2hw.mio_pad_sleep_mode[k].q == 0) ? 1'b1 :
                                                                                 -1-  
                                                                                 ==>  
507                                        (reg2hw.mio_pad_sleep_mode[k].q == 1) ? 1'b1 :
                                                                                 -2-  
                                                                                 ==>  
508                                        (reg2hw.mio_pad_sleep_mode[k].q == 2) ? 1'b0 : mio_oe[k];
                                                                                 -3-  
                                                                                 ==>  
                                                                                 ==>  

Branches:

-1-	-2-	-3-	Status	Tests
1	-	-	Covered	T8,T70
0	1	-	Covered	T21
0	0	1	Covered	T1,T2,T3
0	0	0	Not Covered

489            assign mio_out[k] = reg2hw.mio_pad_sleep_status[k].q ?
                                                                    -1-  
                                                                    ==>  
                                                                    ==>  

Branches:

-1-	Status	Tests
1	Covered	T8,T26,T21
0	Covered	T1,T2,T3

493            assign mio_oe[k]  = reg2hw.mio_pad_sleep_status[k].q ?
                                                                    -1-  
                                                                    ==>  
                                                                    ==>  

Branches:

-1-	Status	Tests
1	Covered	T8,T26,T21
0	Covered	T1,T2,T3

502            assign mio_out_retreg_d[k] = (reg2hw.mio_pad_sleep_mode[k].q == 0) ? 1'b0 :
                                                                                  -1-  
                                                                                  ==>  
503                                         (reg2hw.mio_pad_sleep_mode[k].q == 1) ? 1'b1 :
                                                                                  -2-  
                                                                                  ==>  
504                                         (reg2hw.mio_pad_sleep_mode[k].q == 2) ? 1'b0 : mio_out[k];
                                                                                  -3-  
                                                                                  ==>  
                                                                                  ==>  

Branches:

-1-	-2-	-3-	Status	Tests
1	-	-	Covered	T26
0	1	-	Covered	T21
0	0	1	Covered	T1,T2,T3
0	0	0	Not Covered

506            assign mio_oe_retreg_d[k] = (reg2hw.mio_pad_sleep_mode[k].q == 0) ? 1'b1 :
                                                                                 -1-  
                                                                                 ==>  
507                                        (reg2hw.mio_pad_sleep_mode[k].q == 1) ? 1'b1 :
                                                                                 -2-  
                                                                                 ==>  
508                                        (reg2hw.mio_pad_sleep_mode[k].q == 2) ? 1'b0 : mio_oe[k];
                                                                                 -3-  
                                                                                 ==>  
                                                                                 ==>  

Branches:

-1-	-2-	-3-	Status	Tests
1	-	-	Covered	T26
0	1	-	Covered	T21
0	0	1	Covered	T1,T2,T3
0	0	0	Not Covered

489            assign mio_out[k] = reg2hw.mio_pad_sleep_status[k].q ?
                                                                    -1-  
                                                                    ==>  
                                                                    ==>  

Branches:

-1-	Status	Tests
1	Covered	T8,T26,T21
0	Covered	T1,T2,T3

493            assign mio_oe[k]  = reg2hw.mio_pad_sleep_status[k].q ?
                                                                    -1-  
                                                                    ==>  
                                                                    ==>  

Branches:

-1-	Status	Tests
1	Covered	T8,T26,T21
0	Covered	T1,T2,T3

502            assign mio_out_retreg_d[k] = (reg2hw.mio_pad_sleep_mode[k].q == 0) ? 1'b0 :
                                                                                  -1-  
                                                                                  ==>  
503                                         (reg2hw.mio_pad_sleep_mode[k].q == 1) ? 1'b1 :
                                                                                  -2-  
                                                                                  ==>  
504                                         (reg2hw.mio_pad_sleep_mode[k].q == 2) ? 1'b0 : mio_out[k];
                                                                                  -3-  
                                                                                  ==>  
                                                                                  ==>  

Branches:

-1-	-2-	-3-	Status	Tests
1	-	-	Covered	T8
0	1	-	Covered	T21,T70
0	0	1	Covered	T1,T2,T3
0	0	0	Not Covered

506            assign mio_oe_retreg_d[k] = (reg2hw.mio_pad_sleep_mode[k].q == 0) ? 1'b1 :
                                                                                 -1-  
                                                                                 ==>  
507                                        (reg2hw.mio_pad_sleep_mode[k].q == 1) ? 1'b1 :
                                                                                 -2-  
                                                                                 ==>  
508                                        (reg2hw.mio_pad_sleep_mode[k].q == 2) ? 1'b0 : mio_oe[k];
                                                                                 -3-  
                                                                                 ==>  
                                                                                 ==>  

Branches:

-1-	-2-	-3-	Status	Tests
1	-	-	Covered	T8
0	1	-	Covered	T21,T70
0	0	1	Covered	T1,T2,T3
0	0	0	Not Covered

489            assign mio_out[k] = reg2hw.mio_pad_sleep_status[k].q ?
                                                                    -1-  
                                                                    ==>  
                                                                    ==>  

Branches:

-1-	Status	Tests
1	Covered	T8,T26,T21
0	Covered	T1,T2,T3

493            assign mio_oe[k]  = reg2hw.mio_pad_sleep_status[k].q ?
                                                                    -1-  
                                                                    ==>  
                                                                    ==>  

Branches:

-1-	Status	Tests
1	Covered	T8,T26,T21
0	Covered	T1,T2,T3

502            assign mio_out_retreg_d[k] = (reg2hw.mio_pad_sleep_mode[k].q == 0) ? 1'b0 :
                                                                                  -1-  
                                                                                  ==>  
503                                         (reg2hw.mio_pad_sleep_mode[k].q == 1) ? 1'b1 :
                                                                                  -2-  
                                                                                  ==>  
504                                         (reg2hw.mio_pad_sleep_mode[k].q == 2) ? 1'b0 : mio_out[k];
                                                                                  -3-  
                                                                                  ==>  
                                                                                  ==>  

Branches:

-1-	-2-	-3-	Status	Tests
1	-	-	Covered	T26
0	1	-	Covered	T8,T21
0	0	1	Covered	T1,T2,T3
0	0	0	Not Covered

506            assign mio_oe_retreg_d[k] = (reg2hw.mio_pad_sleep_mode[k].q == 0) ? 1'b1 :
                                                                                 -1-  
                                                                                 ==>  
507                                        (reg2hw.mio_pad_sleep_mode[k].q == 1) ? 1'b1 :
                                                                                 -2-  
                                                                                 ==>  
508                                        (reg2hw.mio_pad_sleep_mode[k].q == 2) ? 1'b0 : mio_oe[k];
                                                                                 -3-  
                                                                                 ==>  
                                                                                 ==>  

Branches:

-1-	-2-	-3-	Status	Tests
1	-	-	Covered	T26
0	1	-	Covered	T8,T21
0	0	1	Covered	T1,T2,T3
0	0	0	Not Covered

489            assign mio_out[k] = reg2hw.mio_pad_sleep_status[k].q ?
                                                                    -1-  
                                                                    ==>  
                                                                    ==>  

Branches:

-1-	Status	Tests
1	Covered	T8,T26,T21
0	Covered	T1,T2,T3

493            assign mio_oe[k]  = reg2hw.mio_pad_sleep_status[k].q ?
                                                                    -1-  
                                                                    ==>  
                                                                    ==>  

Branches:

-1-	Status	Tests
1	Covered	T8,T26,T21
0	Covered	T1,T2,T3

502            assign mio_out_retreg_d[k] = (reg2hw.mio_pad_sleep_mode[k].q == 0) ? 1'b0 :
                                                                                  -1-  
                                                                                  ==>  
503                                         (reg2hw.mio_pad_sleep_mode[k].q == 1) ? 1'b1 :
                                                                                  -2-  
                                                                                  ==>  
504                                         (reg2hw.mio_pad_sleep_mode[k].q == 2) ? 1'b0 : mio_out[k];
                                                                                  -3-  
                                                                                  ==>  
                                                                                  ==>  

Branches:

-1-	-2-	-3-	Status	Tests
1	-	-	Covered	T8
0	1	-	Covered	T26,T21,T70
0	0	1	Covered	T1,T2,T3
0	0	0	Not Covered

506            assign mio_oe_retreg_d[k] = (reg2hw.mio_pad_sleep_mode[k].q == 0) ? 1'b1 :
                                                                                 -1-  
                                                                                 ==>  
507                                        (reg2hw.mio_pad_sleep_mode[k].q == 1) ? 1'b1 :
                                                                                 -2-  
                                                                                 ==>  
508                                        (reg2hw.mio_pad_sleep_mode[k].q == 2) ? 1'b0 : mio_oe[k];
                                                                                 -3-  
                                                                                 ==>  
                                                                                 ==>  

Branches:

-1-	-2-	-3-	Status	Tests
1	-	-	Covered	T8
0	1	-	Covered	T26,T21,T70
0	0	1	Covered	T1,T2,T3
0	0	0	Not Covered

489            assign mio_out[k] = reg2hw.mio_pad_sleep_status[k].q ?
                                                                    -1-  
                                                                    ==>  
                                                                    ==>  

Branches:

-1-	Status	Tests
1	Covered	T8,T26,T21
0	Covered	T1,T2,T3

493            assign mio_oe[k]  = reg2hw.mio_pad_sleep_status[k].q ?
                                                                    -1-  
                                                                    ==>  
                                                                    ==>  

Branches:

-1-	Status	Tests
1	Covered	T8,T26,T21
0	Covered	T1,T2,T3

502            assign mio_out_retreg_d[k] = (reg2hw.mio_pad_sleep_mode[k].q == 0) ? 1'b0 :
                                                                                  -1-  
                                                                                  ==>  
503                                         (reg2hw.mio_pad_sleep_mode[k].q == 1) ? 1'b1 :
                                                                                  -2-  
                                                                                  ==>  
504                                         (reg2hw.mio_pad_sleep_mode[k].q == 2) ? 1'b0 : mio_out[k];
                                                                                  -3-  
                                                                                  ==>  
                                                                                  ==>  

Branches:

-1-	-2-	-3-	Status	Tests
1	-	-	Covered	T26
0	1	-	Covered	T21
0	0	1	Covered	T1,T2,T3
0	0	0	Not Covered

506            assign mio_oe_retreg_d[k] = (reg2hw.mio_pad_sleep_mode[k].q == 0) ? 1'b1 :
                                                                                 -1-  
                                                                                 ==>  
507                                        (reg2hw.mio_pad_sleep_mode[k].q == 1) ? 1'b1 :
                                                                                 -2-  
                                                                                 ==>  
508                                        (reg2hw.mio_pad_sleep_mode[k].q == 2) ? 1'b0 : mio_oe[k];
                                                                                 -3-  
                                                                                 ==>  
                                                                                 ==>  

Branches:

-1-	-2-	-3-	Status	Tests
1	-	-	Covered	T26
0	1	-	Covered	T21
0	0	1	Covered	T1,T2,T3
0	0	0	Not Covered

489            assign mio_out[k] = reg2hw.mio_pad_sleep_status[k].q ?
                                                                    -1-  
                                                                    ==>  
                                                                    ==>  

Branches:

-1-	Status	Tests
1	Covered	T8,T26,T21
0	Covered	T1,T2,T3

493            assign mio_oe[k]  = reg2hw.mio_pad_sleep_status[k].q ?
                                                                    -1-  
                                                                    ==>  
                                                                    ==>  

Branches:

-1-	Status	Tests
1	Covered	T8,T26,T21
0	Covered	T1,T2,T3

502            assign mio_out_retreg_d[k] = (reg2hw.mio_pad_sleep_mode[k].q == 0) ? 1'b0 :
                                                                                  -1-  
                                                                                  ==>  
503                                         (reg2hw.mio_pad_sleep_mode[k].q == 1) ? 1'b1 :
                                                                                  -2-  
                                                                                  ==>  
504                                         (reg2hw.mio_pad_sleep_mode[k].q == 2) ? 1'b0 : mio_out[k];
                                                                                  -3-  
                                                                                  ==>  
                                                                                  ==>  

Branches:

-1-	-2-	-3-	Status	Tests
1	-	-	Covered	T21
0	1	-	Covered	T26
0	0	1	Covered	T1,T2,T3
0	0	0	Not Covered

506            assign mio_oe_retreg_d[k] = (reg2hw.mio_pad_sleep_mode[k].q == 0) ? 1'b1 :
                                                                                 -1-  
                                                                                 ==>  
507                                        (reg2hw.mio_pad_sleep_mode[k].q == 1) ? 1'b1 :
                                                                                 -2-  
                                                                                 ==>  
508                                        (reg2hw.mio_pad_sleep_mode[k].q == 2) ? 1'b0 : mio_oe[k];
                                                                                 -3-  
                                                                                 ==>  
                                                                                 ==>  

Branches:

-1-	-2-	-3-	Status	Tests
1	-	-	Covered	T21
0	1	-	Covered	T26
0	0	1	Covered	T1,T2,T3
0	0	0	Not Covered

489            assign mio_out[k] = reg2hw.mio_pad_sleep_status[k].q ?
                                                                    -1-  
                                                                    ==>  
                                                                    ==>  

Branches:

-1-	Status	Tests
1	Covered	T8,T26,T21
0	Covered	T1,T2,T3

493            assign mio_oe[k]  = reg2hw.mio_pad_sleep_status[k].q ?
                                                                    -1-  
                                                                    ==>  
                                                                    ==>  

Branches:

-1-	Status	Tests
1	Covered	T8,T26,T21
0	Covered	T1,T2,T3

502            assign mio_out_retreg_d[k] = (reg2hw.mio_pad_sleep_mode[k].q == 0) ? 1'b0 :
                                                                                  -1-  
                                                                                  ==>  
503                                         (reg2hw.mio_pad_sleep_mode[k].q == 1) ? 1'b1 :
                                                                                  -2-  
                                                                                  ==>  
504                                         (reg2hw.mio_pad_sleep_mode[k].q == 2) ? 1'b0 : mio_out[k];
                                                                                  -3-  
                                                                                  ==>  
                                                                                  ==>  

Branches:

-1-	-2-	-3-	Status	Tests
1	-	-	Covered	T8
0	1	-	Not Covered
0	0	1	Covered	T1,T2,T3
0	0	0	Not Covered

506            assign mio_oe_retreg_d[k] = (reg2hw.mio_pad_sleep_mode[k].q == 0) ? 1'b1 :
                                                                                 -1-  
                                                                                 ==>  
507                                        (reg2hw.mio_pad_sleep_mode[k].q == 1) ? 1'b1 :
                                                                                 -2-  
                                                                                 ==>  
508                                        (reg2hw.mio_pad_sleep_mode[k].q == 2) ? 1'b0 : mio_oe[k];
                                                                                 -3-  
                                                                                 ==>  
                                                                                 ==>  

Branches:

-1-	-2-	-3-	Status	Tests
1	-	-	Covered	T8
0	1	-	Not Covered
0	0	1	Covered	T1,T2,T3
0	0	0	Not Covered

489            assign mio_out[k] = reg2hw.mio_pad_sleep_status[k].q ?
                                                                    -1-  
                                                                    ==>  
                                                                    ==>  

Branches:

-1-	Status	Tests
1	Covered	T8,T26,T21
0	Covered	T1,T2,T3

493            assign mio_oe[k]  = reg2hw.mio_pad_sleep_status[k].q ?
                                                                    -1-  
                                                                    ==>  
                                                                    ==>  

Branches:

-1-	Status	Tests
1	Covered	T8,T26,T21
0	Covered	T1,T2,T3

502            assign mio_out_retreg_d[k] = (reg2hw.mio_pad_sleep_mode[k].q == 0) ? 1'b0 :
                                                                                  -1-  
                                                                                  ==>  
503                                         (reg2hw.mio_pad_sleep_mode[k].q == 1) ? 1'b1 :
                                                                                  -2-  
                                                                                  ==>  
504                                         (reg2hw.mio_pad_sleep_mode[k].q == 2) ? 1'b0 : mio_out[k];
                                                                                  -3-  
                                                                                  ==>  
                                                                                  ==>  

Branches:

-1-	-2-	-3-	Status	Tests
1	-	-	Covered	T8,T26
0	1	-	Not Covered
0	0	1	Covered	T1,T2,T3
0	0	0	Not Covered

506            assign mio_oe_retreg_d[k] = (reg2hw.mio_pad_sleep_mode[k].q == 0) ? 1'b1 :
                                                                                 -1-  
                                                                                 ==>  
507                                        (reg2hw.mio_pad_sleep_mode[k].q == 1) ? 1'b1 :
                                                                                 -2-  
                                                                                 ==>  
508                                        (reg2hw.mio_pad_sleep_mode[k].q == 2) ? 1'b0 : mio_oe[k];
                                                                                 -3-  
                                                                                 ==>  
                                                                                 ==>  

Branches:

-1-	-2-	-3-	Status	Tests
1	-	-	Covered	T8,T26
0	1	-	Not Covered
0	0	1	Covered	T1,T2,T3
0	0	0	Not Covered

489            assign mio_out[k] = reg2hw.mio_pad_sleep_status[k].q ?
                                                                    -1-  
                                                                    ==>  
                                                                    ==>  

Branches:

-1-	Status	Tests
1	Covered	T8,T26,T21
0	Covered	T1,T2,T3

493            assign mio_oe[k]  = reg2hw.mio_pad_sleep_status[k].q ?
                                                                    -1-  
                                                                    ==>  
                                                                    ==>  

Branches:

-1-	Status	Tests
1	Covered	T8,T26,T21
0	Covered	T1,T2,T3

502            assign mio_out_retreg_d[k] = (reg2hw.mio_pad_sleep_mode[k].q == 0) ? 1'b0 :
                                                                                  -1-  
                                                                                  ==>  
503                                         (reg2hw.mio_pad_sleep_mode[k].q == 1) ? 1'b1 :
                                                                                  -2-  
                                                                                  ==>  
504                                         (reg2hw.mio_pad_sleep_mode[k].q == 2) ? 1'b0 : mio_out[k];
                                                                                  -3-  
                                                                                  ==>  
                                                                                  ==>  

Branches:

-1-	-2-	-3-	Status	Tests
1	-	-	Not Covered
0	1	-	Covered	T8
0	0	1	Covered	T1,T2,T3
0	0	0	Not Covered

506            assign mio_oe_retreg_d[k] = (reg2hw.mio_pad_sleep_mode[k].q == 0) ? 1'b1 :
                                                                                 -1-  
                                                                                 ==>  
507                                        (reg2hw.mio_pad_sleep_mode[k].q == 1) ? 1'b1 :
                                                                                 -2-  
                                                                                 ==>  
508                                        (reg2hw.mio_pad_sleep_mode[k].q == 2) ? 1'b0 : mio_oe[k];
                                                                                 -3-  
                                                                                 ==>  
                                                                                 ==>  

Branches:

-1-	-2-	-3-	Status	Tests
1	-	-	Not Covered
0	1	-	Covered	T8
0	0	1	Covered	T1,T2,T3
0	0	0	Not Covered

525            assign dio_out[k] = reg2hw.dio_pad_sleep_status[k].q ?
                                                                    -1-  
                                                                    ==>  
                                                                    ==>  

Branches:

-1-	Status	Tests
1	Covered	T8,T26,T21
0	Covered	T1,T2,T3

529            assign dio_oe[k]  = reg2hw.dio_pad_sleep_status[k].q ?
                                                                    -1-  
                                                                    ==>  
                                                                    ==>  

Branches:

-1-	Status	Tests
1	Covered	T8,T26,T21
0	Covered	T1,T2,T3

538            assign dio_out_retreg_d[k] = (reg2hw.dio_pad_sleep_mode[k].q == 0) ? 1'b0 :
                                                                                  -1-  
                                                                                  ==>  
539                                         (reg2hw.dio_pad_sleep_mode[k].q == 1) ? 1'b1 :
                                                                                  -2-  
                                                                                  ==>  
540                                         (reg2hw.dio_pad_sleep_mode[k].q == 2) ? 1'b0 : dio_out[k];
                                                                                  -3-  
                                                                                  ==>  
                                                                                  ==>  

Branches:

-1-	-2-	-3-	Status	Tests
1	-	-	Covered	T8
0	1	-	Covered	T26,T21,T70
0	0	1	Covered	T1,T2,T3
0	0	0	Not Covered

542            assign dio_oe_retreg_d[k] = (reg2hw.dio_pad_sleep_mode[k].q == 0) ? 1'b1 :
                                                                                 -1-  
                                                                                 ==>  
543                                        (reg2hw.dio_pad_sleep_mode[k].q == 1) ? 1'b1 :
                                                                                 -2-  
                                                                                 ==>  
544                                        (reg2hw.dio_pad_sleep_mode[k].q == 2) ? 1'b0 : dio_oe[k];
                                                                                 -3-  
                                                                                 ==>  
                                                                                 ==>  

Branches:

-1-	-2-	-3-	Status	Tests
1	-	-	Covered	T8
0	1	-	Covered	T26,T21,T70
0	0	1	Covered	T1,T2,T3
0	0	0	Not Covered

525            assign dio_out[k] = reg2hw.dio_pad_sleep_status[k].q ?
                                                                    -1-  
                                                                    ==>  
                                                                    ==>  

Branches:

-1-	Status	Tests
1	Covered	T8,T26,T21
0	Covered	T1,T2,T3

529            assign dio_oe[k]  = reg2hw.dio_pad_sleep_status[k].q ?
                                                                    -1-  
                                                                    ==>  
                                                                    ==>  

Branches:

-1-	Status	Tests
1	Covered	T8,T26,T21
0	Covered	T1,T2,T3

538            assign dio_out_retreg_d[k] = (reg2hw.dio_pad_sleep_mode[k].q == 0) ? 1'b0 :
                                                                                  -1-  
                                                                                  ==>  
539                                         (reg2hw.dio_pad_sleep_mode[k].q == 1) ? 1'b1 :
                                                                                  -2-  
                                                                                  ==>  
540                                         (reg2hw.dio_pad_sleep_mode[k].q == 2) ? 1'b0 : dio_out[k];
                                                                                  -3-  
                                                                                  ==>  
                                                                                  ==>  

Branches:

-1-	-2-	-3-	Status	Tests
1	-	-	Covered	T8
0	1	-	Not Covered
0	0	1	Covered	T1,T2,T3
0	0	0	Covered	T70

542            assign dio_oe_retreg_d[k] = (reg2hw.dio_pad_sleep_mode[k].q == 0) ? 1'b1 :
                                                                                 -1-  
                                                                                 ==>  
543                                        (reg2hw.dio_pad_sleep_mode[k].q == 1) ? 1'b1 :
                                                                                 -2-  
                                                                                 ==>  
544                                        (reg2hw.dio_pad_sleep_mode[k].q == 2) ? 1'b0 : dio_oe[k];
                                                                                 -3-  
                                                                                 ==>  
                                                                                 ==>  

Branches:

-1-	-2-	-3-	Status	Tests
1	-	-	Covered	T8
0	1	-	Not Covered
0	0	1	Covered	T1,T2,T3
0	0	0	Covered	T70

525            assign dio_out[k] = reg2hw.dio_pad_sleep_status[k].q ?
                                                                    -1-  
                                                                    ==>  
                                                                    ==>  

Branches:

-1-	Status	Tests
1	Covered	T8,T26,T21
0	Covered	T1,T2,T3

529            assign dio_oe[k]  = reg2hw.dio_pad_sleep_status[k].q ?
                                                                    -1-  
                                                                    ==>  
                                                                    ==>  

Branches:

-1-	Status	Tests
1	Covered	T8,T26,T21
0	Covered	T1,T2,T3

538            assign dio_out_retreg_d[k] = (reg2hw.dio_pad_sleep_mode[k].q == 0) ? 1'b0 :
                                                                                  -1-  
                                                                                  ==>  
539                                         (reg2hw.dio_pad_sleep_mode[k].q == 1) ? 1'b1 :
                                                                                  -2-  
                                                                                  ==>  
540                                         (reg2hw.dio_pad_sleep_mode[k].q == 2) ? 1'b0 : dio_out[k];
                                                                                  -3-  
                                                                                  ==>  
                                                                                  ==>  

Branches:

-1-	-2-	-3-	Status	Tests
1	-	-	Not Covered
0	1	-	Covered	T8,T26,T21
0	0	1	Covered	T1,T2,T3
0	0	0	Covered	T70

542            assign dio_oe_retreg_d[k] = (reg2hw.dio_pad_sleep_mode[k].q == 0) ? 1'b1 :
                                                                                 -1-  
                                                                                 ==>  
543                                        (reg2hw.dio_pad_sleep_mode[k].q == 1) ? 1'b1 :
                                                                                 -2-  
                                                                                 ==>  
544                                        (reg2hw.dio_pad_sleep_mode[k].q == 2) ? 1'b0 : dio_oe[k];
                                                                                 -3-  
                                                                                 ==>  
                                                                                 ==>  

Branches:

-1-	-2-	-3-	Status	Tests
1	-	-	Not Covered
0	1	-	Covered	T8,T26,T21
0	0	1	Covered	T1,T2,T3
0	0	0	Covered	T70

525            assign dio_out[k] = reg2hw.dio_pad_sleep_status[k].q ?
                                                                    -1-  
                                                                    ==>  
                                                                    ==>  

Branches:

-1-	Status	Tests
1	Covered	T8,T26,T21
0	Covered	T1,T2,T3

529            assign dio_oe[k]  = reg2hw.dio_pad_sleep_status[k].q ?
                                                                    -1-  
                                                                    ==>  
                                                                    ==>  

Branches:

-1-	Status	Tests
1	Covered	T8,T26,T21
0	Covered	T1,T2,T3

538            assign dio_out_retreg_d[k] = (reg2hw.dio_pad_sleep_mode[k].q == 0) ? 1'b0 :
                                                                                  -1-  
                                                                                  ==>  
539                                         (reg2hw.dio_pad_sleep_mode[k].q == 1) ? 1'b1 :
                                                                                  -2-  
                                                                                  ==>  
540                                         (reg2hw.dio_pad_sleep_mode[k].q == 2) ? 1'b0 : dio_out[k];
                                                                                  -3-  
                                                                                  ==>  
                                                                                  ==>  

Branches:

-1-	-2-	-3-	Status	Tests
1	-	-	Covered	T21,T70
0	1	-	Not Covered
0	0	1	Covered	T1,T2,T3
0	0	0	Not Covered

542            assign dio_oe_retreg_d[k] = (reg2hw.dio_pad_sleep_mode[k].q == 0) ? 1'b1 :
                                                                                 -1-  
                                                                                 ==>  
543                                        (reg2hw.dio_pad_sleep_mode[k].q == 1) ? 1'b1 :
                                                                                 -2-  
                                                                                 ==>  
544                                        (reg2hw.dio_pad_sleep_mode[k].q == 2) ? 1'b0 : dio_oe[k];
                                                                                 -3-  
                                                                                 ==>  
                                                                                 ==>  

Branches:

-1-	-2-	-3-	Status	Tests
1	-	-	Covered	T21,T70
0	1	-	Not Covered
0	0	1	Covered	T1,T2,T3
0	0	0	Not Covered

525            assign dio_out[k] = reg2hw.dio_pad_sleep_status[k].q ?
                                                                    -1-  
                                                                    ==>  
                                                                    ==>  

Branches:

-1-	Status	Tests
1	Covered	T8,T26,T21
0	Covered	T1,T2,T3

529            assign dio_oe[k]  = reg2hw.dio_pad_sleep_status[k].q ?
                                                                    -1-  
                                                                    ==>  
                                                                    ==>  

Branches:

-1-	Status	Tests
1	Covered	T8,T26,T21
0	Covered	T1,T2,T3

538            assign dio_out_retreg_d[k] = (reg2hw.dio_pad_sleep_mode[k].q == 0) ? 1'b0 :
                                                                                  -1-  
                                                                                  ==>  
539                                         (reg2hw.dio_pad_sleep_mode[k].q == 1) ? 1'b1 :
                                                                                  -2-  
                                                                                  ==>  
540                                         (reg2hw.dio_pad_sleep_mode[k].q == 2) ? 1'b0 : dio_out[k];
                                                                                  -3-  
                                                                                  ==>  
                                                                                  ==>  

Branches:

-1-	-2-	-3-	Status	Tests
1	-	-	Covered	T8
0	1	-	Not Covered
0	0	1	Covered	T1,T2,T3
0	0	0	Not Covered

542            assign dio_oe_retreg_d[k] = (reg2hw.dio_pad_sleep_mode[k].q == 0) ? 1'b1 :
                                                                                 -1-  
                                                                                 ==>  
543                                        (reg2hw.dio_pad_sleep_mode[k].q == 1) ? 1'b1 :
                                                                                 -2-  
                                                                                 ==>  
544                                        (reg2hw.dio_pad_sleep_mode[k].q == 2) ? 1'b0 : dio_oe[k];
                                                                                 -3-  
                                                                                 ==>  
                                                                                 ==>  

Branches:

-1-	-2-	-3-	Status	Tests
1	-	-	Covered	T8
0	1	-	Not Covered
0	0	1	Covered	T1,T2,T3
0	0	0	Not Covered

525            assign dio_out[k] = reg2hw.dio_pad_sleep_status[k].q ?
                                                                    -1-  
                                                                    ==>  
                                                                    ==>  

Branches:

-1-	Status	Tests
1	Covered	T8,T26,T21
0	Covered	T1,T2,T3

529            assign dio_oe[k]  = reg2hw.dio_pad_sleep_status[k].q ?
                                                                    -1-  
                                                                    ==>  
                                                                    ==>  

Branches:

-1-	Status	Tests
1	Covered	T8,T26,T21
0	Covered	T1,T2,T3

538            assign dio_out_retreg_d[k] = (reg2hw.dio_pad_sleep_mode[k].q == 0) ? 1'b0 :
                                                                                  -1-  
                                                                                  ==>  
539                                         (reg2hw.dio_pad_sleep_mode[k].q == 1) ? 1'b1 :
                                                                                  -2-  
                                                                                  ==>  
540                                         (reg2hw.dio_pad_sleep_mode[k].q == 2) ? 1'b0 : dio_out[k];
                                                                                  -3-  
                                                                                  ==>  
                                                                                  ==>  

Branches:

-1-	-2-	-3-	Status	Tests
1	-	-	Covered	T21,T70
0	1	-	Covered	T8,T26
0	0	1	Covered	T1,T2,T3
0	0	0	Not Covered

542            assign dio_oe_retreg_d[k] = (reg2hw.dio_pad_sleep_mode[k].q == 0) ? 1'b1 :
                                                                                 -1-  
                                                                                 ==>  
543                                        (reg2hw.dio_pad_sleep_mode[k].q == 1) ? 1'b1 :
                                                                                 -2-  
                                                                                 ==>  
544                                        (reg2hw.dio_pad_sleep_mode[k].q == 2) ? 1'b0 : dio_oe[k];
                                                                                 -3-  
                                                                                 ==>  
                                                                                 ==>  

Branches:

-1-	-2-	-3-	Status	Tests
1	-	-	Covered	T21,T70
0	1	-	Covered	T8,T26
0	0	1	Covered	T1,T2,T3
0	0	0	Not Covered

525            assign dio_out[k] = reg2hw.dio_pad_sleep_status[k].q ?
                                                                    -1-  
                                                                    ==>  
                                                                    ==>  

Branches:

-1-	Status	Tests
1	Covered	T8,T7,T26
0	Covered	T1,T2,T3

529            assign dio_oe[k]  = reg2hw.dio_pad_sleep_status[k].q ?
                                                                    -1-  
                                                                    ==>  
                                                                    ==>  

Branches:

-1-	Status	Tests
1	Covered	T8,T7,T26
0	Covered	T1,T2,T3

538            assign dio_out_retreg_d[k] = (reg2hw.dio_pad_sleep_mode[k].q == 0) ? 1'b0 :
                                                                                  -1-  
                                                                                  ==>  
539                                         (reg2hw.dio_pad_sleep_mode[k].q == 1) ? 1'b1 :
                                                                                  -2-  
                                                                                  ==>  
540                                         (reg2hw.dio_pad_sleep_mode[k].q == 2) ? 1'b0 : dio_out[k];
                                                                                  -3-  
                                                                                  ==>  
                                                                                  ==>  

Branches:

-1-	-2-	-3-	Status	Tests
1	-	-	Covered	T7,T26,T79
0	1	-	Covered	T8,T7,T79
0	0	1	Covered	T1,T2,T3
0	0	0	Not Covered

542            assign dio_oe_retreg_d[k] = (reg2hw.dio_pad_sleep_mode[k].q == 0) ? 1'b1 :
                                                                                 -1-  
                                                                                 ==>  
543                                        (reg2hw.dio_pad_sleep_mode[k].q == 1) ? 1'b1 :
                                                                                 -2-  
                                                                                 ==>  
544                                        (reg2hw.dio_pad_sleep_mode[k].q == 2) ? 1'b0 : dio_oe[k];
                                                                                 -3-  
                                                                                 ==>  
                                                                                 ==>  

Branches:

-1-	-2-	-3-	Status	Tests
1	-	-	Covered	T7,T26,T79
0	1	-	Covered	T8,T7,T79
0	0	1	Covered	T1,T2,T3
0	0	0	Not Covered

525            assign dio_out[k] = reg2hw.dio_pad_sleep_status[k].q ?
                                                                    -1-  
                                                                    ==>  
                                                                    ==>  

Branches:

-1-	Status	Tests
1	Covered	T8,T7,T26
0	Covered	T1,T2,T3

529            assign dio_oe[k]  = reg2hw.dio_pad_sleep_status[k].q ?
                                                                    -1-  
                                                                    ==>  
                                                                    ==>  

Branches:

-1-	Status	Tests
1	Covered	T8,T7,T26
0	Covered	T1,T2,T3

538            assign dio_out_retreg_d[k] = (reg2hw.dio_pad_sleep_mode[k].q == 0) ? 1'b0 :
                                                                                  -1-  
                                                                                  ==>  
539                                         (reg2hw.dio_pad_sleep_mode[k].q == 1) ? 1'b1 :
                                                                                  -2-  
                                                                                  ==>  
540                                         (reg2hw.dio_pad_sleep_mode[k].q == 2) ? 1'b0 : dio_out[k];
                                                                                  -3-  
                                                                                  ==>  
                                                                                  ==>  

Branches:

-1-	-2-	-3-	Status	Tests
1	-	-	Covered	T7,T26,T79
0	1	-	Covered	T7,T79,T80
0	0	1	Covered	T1,T2,T3
0	0	0	Not Covered

542            assign dio_oe_retreg_d[k] = (reg2hw.dio_pad_sleep_mode[k].q == 0) ? 1'b1 :
                                                                                 -1-  
                                                                                 ==>  
543                                        (reg2hw.dio_pad_sleep_mode[k].q == 1) ? 1'b1 :
                                                                                 -2-  
                                                                                 ==>  
544                                        (reg2hw.dio_pad_sleep_mode[k].q == 2) ? 1'b0 : dio_oe[k];
                                                                                 -3-  
                                                                                 ==>  
                                                                                 ==>  

Branches:

-1-	-2-	-3-	Status	Tests
1	-	-	Covered	T7,T26,T79
0	1	-	Covered	T7,T79,T80
0	0	1	Covered	T1,T2,T3
0	0	0	Not Covered

525            assign dio_out[k] = reg2hw.dio_pad_sleep_status[k].q ?
                                                                    -1-  
                                                                    ==>  
                                                                    ==>  

Branches:

-1-	Status	Tests
1	Covered	T8,T7,T26
0	Covered	T1,T2,T3

529            assign dio_oe[k]  = reg2hw.dio_pad_sleep_status[k].q ?
                                                                    -1-  
                                                                    ==>  
                                                                    ==>  

Branches:

-1-	Status	Tests
1	Covered	T8,T7,T26
0	Covered	T1,T2,T3

538            assign dio_out_retreg_d[k] = (reg2hw.dio_pad_sleep_mode[k].q == 0) ? 1'b0 :
                                                                                  -1-  
                                                                                  ==>  
539                                         (reg2hw.dio_pad_sleep_mode[k].q == 1) ? 1'b1 :
                                                                                  -2-  
                                                                                  ==>  
540                                         (reg2hw.dio_pad_sleep_mode[k].q == 2) ? 1'b0 : dio_out[k];
                                                                                  -3-  
                                                                                  ==>  
                                                                                  ==>  

Branches:

-1-	-2-	-3-	Status	Tests
1	-	-	Covered	T8,T7,T26
0	1	-	Covered	T7,T79,T80
0	0	1	Covered	T1,T2,T3
0	0	0	Not Covered

542            assign dio_oe_retreg_d[k] = (reg2hw.dio_pad_sleep_mode[k].q == 0) ? 1'b1 :
                                                                                 -1-  
                                                                                 ==>  
543                                        (reg2hw.dio_pad_sleep_mode[k].q == 1) ? 1'b1 :
                                                                                 -2-  
                                                                                 ==>  
544                                        (reg2hw.dio_pad_sleep_mode[k].q == 2) ? 1'b0 : dio_oe[k];
                                                                                 -3-  
                                                                                 ==>  
                                                                                 ==>  

Branches:

-1-	-2-	-3-	Status	Tests
1	-	-	Covered	T8,T7,T26
0	1	-	Covered	T7,T79,T80
0	0	1	Covered	T1,T2,T3
0	0	0	Not Covered

525            assign dio_out[k] = reg2hw.dio_pad_sleep_status[k].q ?
                                                                    -1-  
                                                                    ==>  
                                                                    ==>  

Branches:

-1-	Status	Tests
1	Covered	T8,T7,T26
0	Covered	T1,T2,T3

529            assign dio_oe[k]  = reg2hw.dio_pad_sleep_status[k].q ?
                                                                    -1-  
                                                                    ==>  
                                                                    ==>  

Branches:

-1-	Status	Tests
1	Covered	T8,T7,T26
0	Covered	T1,T2,T3

538            assign dio_out_retreg_d[k] = (reg2hw.dio_pad_sleep_mode[k].q == 0) ? 1'b0 :
                                                                                  -1-  
                                                                                  ==>  
539                                         (reg2hw.dio_pad_sleep_mode[k].q == 1) ? 1'b1 :
                                                                                  -2-  
                                                                                  ==>  
540                                         (reg2hw.dio_pad_sleep_mode[k].q == 2) ? 1'b0 : dio_out[k];
                                                                                  -3-  
                                                                                  ==>  
                                                                                  ==>  

Branches:

-1-	-2-	-3-	Status	Tests
1	-	-	Covered	T7,T79,T80
0	1	-	Covered	T7,T26,T79
0	0	1	Covered	T1,T2,T3
0	0	0	Not Covered

542            assign dio_oe_retreg_d[k] = (reg2hw.dio_pad_sleep_mode[k].q == 0) ? 1'b1 :
                                                                                 -1-  
                                                                                 ==>  
543                                        (reg2hw.dio_pad_sleep_mode[k].q == 1) ? 1'b1 :
                                                                                 -2-  
                                                                                 ==>  
544                                        (reg2hw.dio_pad_sleep_mode[k].q == 2) ? 1'b0 : dio_oe[k];
                                                                                 -3-  
                                                                                 ==>  
                                                                                 ==>  

Branches:

-1-	-2-	-3-	Status	Tests
1	-	-	Covered	T7,T79,T80
0	1	-	Covered	T7,T26,T79
0	0	1	Covered	T1,T2,T3
0	0	0	Not Covered

525            assign dio_out[k] = reg2hw.dio_pad_sleep_status[k].q ?
                                                                    -1-  
                                                                    ==>  
                                                                    ==>  

Branches:

-1-	Status	Tests
1	Covered	T8,T26,T21
0	Covered	T1,T2,T3

529            assign dio_oe[k]  = reg2hw.dio_pad_sleep_status[k].q ?
                                                                    -1-  
                                                                    ==>  
                                                                    ==>  

Branches:

-1-	Status	Tests
1	Covered	T8,T26,T21
0	Covered	T1,T2,T3

538            assign dio_out_retreg_d[k] = (reg2hw.dio_pad_sleep_mode[k].q == 0) ? 1'b0 :
                                                                                  -1-  
                                                                                  ==>  
539                                         (reg2hw.dio_pad_sleep_mode[k].q == 1) ? 1'b1 :
                                                                                  -2-  
                                                                                  ==>  
540                                         (reg2hw.dio_pad_sleep_mode[k].q == 2) ? 1'b0 : dio_out[k];
                                                                                  -3-  
                                                                                  ==>  
                                                                                  ==>  

Branches:

-1-	-2-	-3-	Status	Tests
1	-	-	Covered	T8,T21
0	1	-	Covered	T70
0	0	1	Covered	T1,T2,T3
0	0	0	Not Covered

542            assign dio_oe_retreg_d[k] = (reg2hw.dio_pad_sleep_mode[k].q == 0) ? 1'b1 :
                                                                                 -1-  
                                                                                 ==>  
543                                        (reg2hw.dio_pad_sleep_mode[k].q == 1) ? 1'b1 :
                                                                                 -2-  
                                                                                 ==>  
544                                        (reg2hw.dio_pad_sleep_mode[k].q == 2) ? 1'b0 : dio_oe[k];
                                                                                 -3-  
                                                                                 ==>  
                                                                                 ==>  

Branches:

-1-	-2-	-3-	Status	Tests
1	-	-	Covered	T8,T21
0	1	-	Covered	T70
0	0	1	Covered	T1,T2,T3
0	0	0	Not Covered

525            assign dio_out[k] = reg2hw.dio_pad_sleep_status[k].q ?
                                                                    -1-  
                                                                    ==>  
                                                                    ==>  

Branches:

-1-	Status	Tests
1	Covered	T8,T26,T21
0	Covered	T1,T2,T3

529            assign dio_oe[k]  = reg2hw.dio_pad_sleep_status[k].q ?
                                                                    -1-  
                                                                    ==>  
                                                                    ==>  

Branches:

-1-	Status	Tests
1	Covered	T8,T26,T21
0	Covered	T1,T2,T3

538            assign dio_out_retreg_d[k] = (reg2hw.dio_pad_sleep_mode[k].q == 0) ? 1'b0 :
                                                                                  -1-  
                                                                                  ==>  
539                                         (reg2hw.dio_pad_sleep_mode[k].q == 1) ? 1'b1 :
                                                                                  -2-  
                                                                                  ==>  
540                                         (reg2hw.dio_pad_sleep_mode[k].q == 2) ? 1'b0 : dio_out[k];
                                                                                  -3-  
                                                                                  ==>  
                                                                                  ==>  

Branches:

-1-	-2-	-3-	Status	Tests
1	-	-	Covered	T8,T70
0	1	-	Not Covered
0	0	1	Covered	T1,T2,T3
0	0	0	Not Covered

542            assign dio_oe_retreg_d[k] = (reg2hw.dio_pad_sleep_mode[k].q == 0) ? 1'b1 :
                                                                                 -1-  
                                                                                 ==>  
543                                        (reg2hw.dio_pad_sleep_mode[k].q == 1) ? 1'b1 :
                                                                                 -2-  
                                                                                 ==>  
544                                        (reg2hw.dio_pad_sleep_mode[k].q == 2) ? 1'b0 : dio_oe[k];
                                                                                 -3-  
                                                                                 ==>  
                                                                                 ==>  

Branches:

-1-	-2-	-3-	Status	Tests
1	-	-	Covered	T8,T70
0	1	-	Not Covered
0	0	1	Covered	T1,T2,T3
0	0	0	Not Covered

525            assign dio_out[k] = reg2hw.dio_pad_sleep_status[k].q ?
                                                                    -1-  
                                                                    ==>  
                                                                    ==>  

Branches:

-1-	Status	Tests
1	Covered	T8,T26,T21
0	Covered	T1,T2,T3

529            assign dio_oe[k]  = reg2hw.dio_pad_sleep_status[k].q ?
                                                                    -1-  
                                                                    ==>  
                                                                    ==>  

Branches:

-1-	Status	Tests
1	Covered	T8,T26,T21
0	Covered	T1,T2,T3

538            assign dio_out_retreg_d[k] = (reg2hw.dio_pad_sleep_mode[k].q == 0) ? 1'b0 :
                                                                                  -1-  
                                                                                  ==>  
539                                         (reg2hw.dio_pad_sleep_mode[k].q == 1) ? 1'b1 :
                                                                                  -2-  
                                                                                  ==>  
540                                         (reg2hw.dio_pad_sleep_mode[k].q == 2) ? 1'b0 : dio_out[k];
                                                                                  -3-  
                                                                                  ==>  
                                                                                  ==>  

Branches:

-1-	-2-	-3-	Status	Tests
1	-	-	Not Covered
0	1	-	Not Covered
0	0	1	Covered	T1,T2,T3
0	0	0	Not Covered

542            assign dio_oe_retreg_d[k] = (reg2hw.dio_pad_sleep_mode[k].q == 0) ? 1'b1 :
                                                                                 -1-  
                                                                                 ==>  
543                                        (reg2hw.dio_pad_sleep_mode[k].q == 1) ? 1'b1 :
                                                                                 -2-  
                                                                                 ==>  
544                                        (reg2hw.dio_pad_sleep_mode[k].q == 2) ? 1'b0 : dio_oe[k];
                                                                                 -3-  
                                                                                 ==>  
                                                                                 ==>  

Branches:

-1-	-2-	-3-	Status	Tests
1	-	-	Not Covered
0	1	-	Not Covered
0	0	1	Covered	T1,T2,T3
0	0	0	Not Covered

525            assign dio_out[k] = reg2hw.dio_pad_sleep_status[k].q ?
                                                                    -1-  
                                                                    ==>  
                                                                    ==>  

Branches:

-1-	Status	Tests
1	Covered	T8,T26,T21
0	Covered	T1,T2,T3

529            assign dio_oe[k]  = reg2hw.dio_pad_sleep_status[k].q ?
                                                                    -1-  
                                                                    ==>  
                                                                    ==>  

Branches:

-1-	Status	Tests
1	Covered	T8,T26,T21
0	Covered	T1,T2,T3

538            assign dio_out_retreg_d[k] = (reg2hw.dio_pad_sleep_mode[k].q == 0) ? 1'b0 :
                                                                                  -1-  
                                                                                  ==>  
539                                         (reg2hw.dio_pad_sleep_mode[k].q == 1) ? 1'b1 :
                                                                                  -2-  
                                                                                  ==>  
540                                         (reg2hw.dio_pad_sleep_mode[k].q == 2) ? 1'b0 : dio_out[k];
                                                                                  -3-  
                                                                                  ==>  
                                                                                  ==>  

Branches:

-1-	-2-	-3-	Status	Tests
1	-	-	Not Covered
0	1	-	Not Covered
0	0	1	Covered	T1,T2,T3
0	0	0	Covered	T70

542            assign dio_oe_retreg_d[k] = (reg2hw.dio_pad_sleep_mode[k].q == 0) ? 1'b1 :
                                                                                 -1-  
                                                                                 ==>  
543                                        (reg2hw.dio_pad_sleep_mode[k].q == 1) ? 1'b1 :
                                                                                 -2-  
                                                                                 ==>  
544                                        (reg2hw.dio_pad_sleep_mode[k].q == 2) ? 1'b0 : dio_oe[k];
                                                                                 -3-  
                                                                                 ==>  
                                                                                 ==>  

Branches:

-1-	-2-	-3-	Status	Tests
1	-	-	Not Covered
0	1	-	Not Covered
0	0	1	Covered	T1,T2,T3
0	0	0	Covered	T70

525            assign dio_out[k] = reg2hw.dio_pad_sleep_status[k].q ?
                                                                    -1-  
                                                                    ==>  
                                                                    ==>  

Branches:

-1-	Status	Tests
1	Covered	T8,T26,T21
0	Covered	T1,T2,T3

529            assign dio_oe[k]  = reg2hw.dio_pad_sleep_status[k].q ?
                                                                    -1-  
                                                                    ==>  
                                                                    ==>  

Branches:

-1-	Status	Tests
1	Covered	T8,T26,T21
0	Covered	T1,T2,T3

538            assign dio_out_retreg_d[k] = (reg2hw.dio_pad_sleep_mode[k].q == 0) ? 1'b0 :
                                                                                  -1-  
                                                                                  ==>  
539                                         (reg2hw.dio_pad_sleep_mode[k].q == 1) ? 1'b1 :
                                                                                  -2-  
                                                                                  ==>  
540                                         (reg2hw.dio_pad_sleep_mode[k].q == 2) ? 1'b0 : dio_out[k];
                                                                                  -3-  
                                                                                  ==>  
                                                                                  ==>  

Branches:

-1-	-2-	-3-	Status	Tests
1	-	-	Covered	T8,T26
0	1	-	Covered	T21
0	0	1	Covered	T1,T2,T3
0	0	0	Not Covered

542            assign dio_oe_retreg_d[k] = (reg2hw.dio_pad_sleep_mode[k].q == 0) ? 1'b1 :
                                                                                 -1-  
                                                                                 ==>  
543                                        (reg2hw.dio_pad_sleep_mode[k].q == 1) ? 1'b1 :
                                                                                 -2-  
                                                                                 ==>  
544                                        (reg2hw.dio_pad_sleep_mode[k].q == 2) ? 1'b0 : dio_oe[k];
                                                                                 -3-  
                                                                                 ==>  
                                                                                 ==>  

Branches:

-1-	-2-	-3-	Status	Tests
1	-	-	Covered	T8,T26
0	1	-	Covered	T21
0	0	1	Covered	T1,T2,T3
0	0	0	Not Covered

525            assign dio_out[k] = reg2hw.dio_pad_sleep_status[k].q ?
                                                                    -1-  
                                                                    ==>  
                                                                    ==>  

Branches:

-1-	Status	Tests
1	Covered	T8,T26,T21
0	Covered	T1,T2,T3

529            assign dio_oe[k]  = reg2hw.dio_pad_sleep_status[k].q ?
                                                                    -1-  
                                                                    ==>  
                                                                    ==>  

Branches:

-1-	Status	Tests
1	Covered	T8,T26,T21
0	Covered	T1,T2,T3

538            assign dio_out_retreg_d[k] = (reg2hw.dio_pad_sleep_mode[k].q == 0) ? 1'b0 :
                                                                                  -1-  
                                                                                  ==>  
539                                         (reg2hw.dio_pad_sleep_mode[k].q == 1) ? 1'b1 :
                                                                                  -2-  
                                                                                  ==>  
540                                         (reg2hw.dio_pad_sleep_mode[k].q == 2) ? 1'b0 : dio_out[k];
                                                                                  -3-  
                                                                                  ==>  
                                                                                  ==>  

Branches:

-1-	-2-	-3-	Status	Tests
1	-	-	Not Covered
0	1	-	Covered	T26,T21,T70
0	0	1	Covered	T1,T2,T3
0	0	0	Not Covered

542            assign dio_oe_retreg_d[k] = (reg2hw.dio_pad_sleep_mode[k].q == 0) ? 1'b1 :
                                                                                 -1-  
                                                                                 ==>  
543                                        (reg2hw.dio_pad_sleep_mode[k].q == 1) ? 1'b1 :
                                                                                 -2-  
                                                                                 ==>  
544                                        (reg2hw.dio_pad_sleep_mode[k].q == 2) ? 1'b0 : dio_oe[k];
                                                                                 -3-  
                                                                                 ==>  
                                                                                 ==>  

Branches:

-1-	-2-	-3-	Status	Tests
1	-	-	Not Covered
0	1	-	Covered	T26,T21,T70
0	0	1	Covered	T1,T2,T3
0	0	0	Not Covered

601            assign pin_value = (reg2hw.wkup_detector[k].miodio.q)           ?
                                                                               -1-  
                                                                               ==>  
                                                                               ==>  

Branches:

-1-	Status	Tests
1	Covered	T7,T79,T80
0	Covered	T1,T2,T3

601            assign pin_value = (reg2hw.wkup_detector[k].miodio.q)           ?
                                                                               -1-  
                                                                               ==>  
                                                                               ==>  

Branches:

-1-	Status	Tests
1	Not Covered
0	Covered	T1,T2,T3

601            assign pin_value = (reg2hw.wkup_detector[k].miodio.q)           ?
                                                                               -1-  
                                                                               ==>  
                                                                               ==>  

Branches:

-1-	Status	Tests
1	Covered	T27,T70
0	Covered	T1,T2,T3

601            assign pin_value = (reg2hw.wkup_detector[k].miodio.q)           ?
                                                                               -1-  
                                                                               ==>  
                                                                               ==>  

Branches:

-1-	Status	Tests
1	Covered	T72,T70
0	Covered	T1,T2,T3

601            assign pin_value = (reg2hw.wkup_detector[k].miodio.q)           ?
                                                                               -1-  
                                                                               ==>  
                                                                               ==>  

Branches:

-1-	Status	Tests
1	Not Covered
0	Covered	T1,T2,T3

601            assign pin_value = (reg2hw.wkup_detector[k].miodio.q)           ?
                                                                               -1-  
                                                                               ==>  
                                                                               ==>  

Branches:

-1-	Status	Tests
1	Covered	T25
0	Covered	T1,T2,T3

601            assign pin_value = (reg2hw.wkup_detector[k].miodio.q)           ?
                                                                               -1-  
                                                                               ==>  
                                                                               ==>  

Branches:

-1-	Status	Tests
1	Not Covered
0	Covered	T1,T2,T3

601            assign pin_value = (reg2hw.wkup_detector[k].miodio.q)           ?
                                                                               -1-  
                                                                               ==>  
                                                                               ==>  

Branches:

-1-	Status	Tests
1	Not Covered
0	Covered	T1,T2,T3

162            if (!rst_ni) begin
               -1-  
163              dio_pad_attr_q <= '0;
                 ==>
164              for (int kk = 0; kk < NMioPads; kk++) begin
165                if (kk == TargetCfg.tap_strap0_idx) begin
166                  // TAP strap 0 is sampled after reset (and only once for life cycle states that are not
167                  // TEST_UNLOCKED* or RMA).  To ensure it gets sampled as 0 unless driven to 1 from an
168                  // external source (and specifically that it gets sampled as 0 when left floating / not
169                  // connected), this enables the pull-down of the pad at reset.
170                  mio_pad_attr_q[kk] <= '{pull_en: 1'b1, default: '0};
171                end else begin
172                  mio_pad_attr_q[kk] <= '0;
173                end
174              end
175            end else begin
176              // dedicated pads
177              for (int kk = 0; kk < NDioPads; kk++) begin
                 ==>

Branches:

-1-	Status	Tests
1	Covered	T1,T2,T3
0	Covered	T1,T2,T3

433            if (!rst_ni) begin
               -1-  
434              sleep_en_q       <= 1'b0;
                 ==>
435              mio_out_retreg_q <= '0;
436              mio_oe_retreg_q  <= '0;
437              dio_out_retreg_q <= '0;
438              dio_oe_retreg_q  <= '0;
439            end else begin
440              sleep_en_q <= sleep_en_i;
                 ==>

Branches:

-1-	Status	Tests
1	Covered	T1,T2,T3
0	Covered	T1,T2,T3

563                if (prim_mubi_pkg::mubi4_test_true_strict(scanmode_i)) begin
                   -1-  
564                  dio_wkup_no_scan[k] = 1'b0;
                     ==>
565                end
                   MISSING_ELSE
                   ==>

Branches:

-1-	Status	Tests
1	Not Covered
0	Covered	T8,T7,T15

---

Assert Coverage for Instance : tb.dut.top_earlgrey.u_pinmux_aon

	Total	Attempted	Percent	Succeeded/Matched	Percent
Assertions	25	25	100.00	23	92.00
Cover properties	0	0		0
Cover sequences	0	0		0
Total	25	25	100.00	23	92.00

---

Assertion Details

Name	Attempts	Real Successes	Failures	Incomplete
AlertsKnown_A	130181654	129485945	0	0
AonWkupReqKnownO_A	1540864	1348073	0	0
DftJtagTckKnown_A	130181654	129485945	0	0
DftJtagTmsKnown_A	130181654	129485945	0	0
DftJtagTrstKnown_A	130181654	129485945	0	0
DftStrapsKnown_A	130181654	129485945	0	0
DioKnownO_A	130181654	129485945	0	0
DioOeKnownO_A	130181654	129485945	0	0
FpvSecCmBusIntegrity_A	130181654	0	0	0
FpvSecCmRegWeOnehotCheck_A	130181654	5	0	0
LcJtagTckKnown_A	130181654	129485945	0	0
LcJtagTmsKnown_A	130181654	129485945	0	0
LcJtagTrstKnown_A	130181654	129485945	0	0
MioKnownO_A	130181654	129485945	0	0
MioOeKnownO_A	130181654	129485945	0	0
PinmuxWkupStable_A	1540864	5497	0	0
PwrMgrStrapSampleOnce0_A	130181654	1672	0	0
PwrMgrStrapSampleOnce1_A	130181654	0	0	969
RvJtagTckKnown_A	130181654	129485945	0	0
RvJtagTmsKnown_A	130181654	129485945	0	0
RvJtagTrstKnown_A	130181654	129485945	0	0
TlAReadyKnownO_A	130181654	129485945	0	0
TlDValidKnownO_A	130181654	129485945	0	0
UsbWakeDetectActiveKnownO_A	1540864	1348073	0	0
UsbWkupReqKnownO_A	1540864	1348073	0	0

AlertsKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	130181654	129485945	0	0
T1	11052	10501	0	0
T2	16640	16209	0	0
T3	17963	17479	0	0
T4	23192	22751	0	0
T5	24095	23603	0	0
T6	45621	44882	0	0
T8	23553	23017	0	0
T25	48316	47871	0	0
T102	17014	16265	0	0
T103	20870	20397	0	0

AonWkupReqKnownO_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	1540864	1348073	0	0
T1	312	140	0	0
T2	394	222	0	0
T3	389	217	0	0
T4	444	270	0	0
T5	414	243	0	0
T6	677	503	0	0
T8	420	248	0	0
T25	1084	913	0	0
T102	324	152	0	0
T103	393	220	0	0

DftJtagTckKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	130181654	129485945	0	0
T1	11052	10501	0	0
T2	16640	16209	0	0
T3	17963	17479	0	0
T4	23192	22751	0	0
T5	24095	23603	0	0
T6	45621	44882	0	0
T8	23553	23017	0	0
T25	48316	47871	0	0
T102	17014	16265	0	0
T103	20870	20397	0	0

DftJtagTmsKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	130181654	129485945	0	0
T1	11052	10501	0	0
T2	16640	16209	0	0
T3	17963	17479	0	0
T4	23192	22751	0	0
T5	24095	23603	0	0
T6	45621	44882	0	0
T8	23553	23017	0	0
T25	48316	47871	0	0
T102	17014	16265	0	0
T103	20870	20397	0	0

DftJtagTrstKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	130181654	129485945	0	0
T1	11052	10501	0	0
T2	16640	16209	0	0
T3	17963	17479	0	0
T4	23192	22751	0	0
T5	24095	23603	0	0
T6	45621	44882	0	0
T8	23553	23017	0	0
T25	48316	47871	0	0
T102	17014	16265	0	0
T103	20870	20397	0	0

DftStrapsKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	130181654	129485945	0	0
T1	11052	10501	0	0
T2	16640	16209	0	0
T3	17963	17479	0	0
T4	23192	22751	0	0
T5	24095	23603	0	0
T6	45621	44882	0	0
T8	23553	23017	0	0
T25	48316	47871	0	0
T102	17014	16265	0	0
T103	20870	20397	0	0

DioKnownO_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	130181654	129485945	0	0
T1	11052	10501	0	0
T2	16640	16209	0	0
T3	17963	17479	0	0
T4	23192	22751	0	0
T5	24095	23603	0	0
T6	45621	44882	0	0
T8	23553	23017	0	0
T25	48316	47871	0	0
T102	17014	16265	0	0
T103	20870	20397	0	0

DioOeKnownO_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	130181654	129485945	0	0
T1	11052	10501	0	0
T2	16640	16209	0	0
T3	17963	17479	0	0
T4	23192	22751	0	0
T5	24095	23603	0	0
T6	45621	44882	0	0
T8	23553	23017	0	0
T25	48316	47871	0	0
T102	17014	16265	0	0
T103	20870	20397	0	0

FpvSecCmBusIntegrity_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	130181654	0	0	0

FpvSecCmRegWeOnehotCheck_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	130181654	5	0	0
T104	59811	1	0	0
T105	41170	1	0	0
T106	0	1	0	0
T107	0	1	0	0
T108	0	1	0	0
T109	43739	0	0	0
T110	67706	0	0	0
T111	64797	0	0	0
T112	35441	0	0	0
T113	54727	0	0	0
T114	70086	0	0	0
T115	63334	0	0	0
T116	60233	0	0	0

LcJtagTckKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	130181654	129485945	0	0
T1	11052	10501	0	0
T2	16640	16209	0	0
T3	17963	17479	0	0
T4	23192	22751	0	0
T5	24095	23603	0	0
T6	45621	44882	0	0
T8	23553	23017	0	0
T25	48316	47871	0	0
T102	17014	16265	0	0
T103	20870	20397	0	0

LcJtagTmsKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	130181654	129485945	0	0
T1	11052	10501	0	0
T2	16640	16209	0	0
T3	17963	17479	0	0
T4	23192	22751	0	0
T5	24095	23603	0	0
T6	45621	44882	0	0
T8	23553	23017	0	0
T25	48316	47871	0	0
T102	17014	16265	0	0
T103	20870	20397	0	0

LcJtagTrstKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	130181654	129485945	0	0
T1	11052	10501	0	0
T2	16640	16209	0	0
T3	17963	17479	0	0
T4	23192	22751	0	0
T5	24095	23603	0	0
T6	45621	44882	0	0
T8	23553	23017	0	0
T25	48316	47871	0	0
T102	17014	16265	0	0
T103	20870	20397	0	0

MioKnownO_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	130181654	129485945	0	0
T1	11052	10501	0	0
T2	16640	16209	0	0
T3	17963	17479	0	0
T4	23192	22751	0	0
T5	24095	23603	0	0
T6	45621	44882	0	0
T8	23553	23017	0	0
T25	48316	47871	0	0
T102	17014	16265	0	0
T103	20870	20397	0	0

MioOeKnownO_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	130181654	129485945	0	0
T1	11052	10501	0	0
T2	16640	16209	0	0
T3	17963	17479	0	0
T4	23192	22751	0	0
T5	24095	23603	0	0
T6	45621	44882	0	0
T8	23553	23017	0	0
T25	48316	47871	0	0
T102	17014	16265	0	0
T103	20870	20397	0	0

PinmuxWkupStable_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	1540864	5497	0	0
T6	677	158	0	0
T7	500	77	0	0
T9	608	0	0	0
T11	467	0	0	0
T25	1084	585	0	0
T27	0	531	0	0
T30	670	0	0	0
T32	371	0	0	0
T46	1034	0	0	0
T71	0	20	0	0
T73	0	24	0	0
T74	0	652	0	0
T79	0	79	0	0
T90	0	549	0	0
T117	0	23	0	0
T118	387	0	0	0
T119	380	0	0	0

PwrMgrStrapSampleOnce0_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	130181654	1672	0	0
T1	11052	1	0	0
T2	16640	1	0	0
T3	17963	1	0	0
T4	23192	1	0	0
T5	24095	1	0	0
T6	45621	1	0	0
T8	23553	1	0	0
T25	48316	1	0	0
T102	17014	1	0	0
T103	20870	1	0	0

PwrMgrStrapSampleOnce1_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	130181654	0	0	969

RvJtagTckKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	130181654	129485945	0	0
T1	11052	10501	0	0
T2	16640	16209	0	0
T3	17963	17479	0	0
T4	23192	22751	0	0
T5	24095	23603	0	0
T6	45621	44882	0	0
T8	23553	23017	0	0
T25	48316	47871	0	0
T102	17014	16265	0	0
T103	20870	20397	0	0

RvJtagTmsKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	130181654	129485945	0	0
T1	11052	10501	0	0
T2	16640	16209	0	0
T3	17963	17479	0	0
T4	23192	22751	0	0
T5	24095	23603	0	0
T6	45621	44882	0	0
T8	23553	23017	0	0
T25	48316	47871	0	0
T102	17014	16265	0	0
T103	20870	20397	0	0

RvJtagTrstKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	130181654	129485945	0	0
T1	11052	10501	0	0
T2	16640	16209	0	0
T3	17963	17479	0	0
T4	23192	22751	0	0
T5	24095	23603	0	0
T6	45621	44882	0	0
T8	23553	23017	0	0
T25	48316	47871	0	0
T102	17014	16265	0	0
T103	20870	20397	0	0

TlAReadyKnownO_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	130181654	129485945	0	0
T1	11052	10501	0	0
T2	16640	16209	0	0
T3	17963	17479	0	0
T4	23192	22751	0	0
T5	24095	23603	0	0
T6	45621	44882	0	0
T8	23553	23017	0	0
T25	48316	47871	0	0
T102	17014	16265	0	0
T103	20870	20397	0	0

TlDValidKnownO_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	130181654	129485945	0	0
T1	11052	10501	0	0
T2	16640	16209	0	0
T3	17963	17479	0	0
T4	23192	22751	0	0
T5	24095	23603	0	0
T6	45621	44882	0	0
T8	23553	23017	0	0
T25	48316	47871	0	0
T102	17014	16265	0	0
T103	20870	20397	0	0

UsbWakeDetectActiveKnownO_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	1540864	1348073	0	0
T1	312	140	0	0
T2	394	222	0	0
T3	389	217	0	0
T4	444	270	0	0
T5	414	243	0	0
T6	677	503	0	0
T8	420	248	0	0
T25	1084	913	0	0
T102	324	152	0	0
T103	393	220	0	0

UsbWkupReqKnownO_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	1540864	1348073	0	0
T1	312	140	0	0
T2	394	222	0	0
T3	389	217	0	0
T4	444	270	0	0
T5	414	243	0	0
T6	677	503	0	0
T8	420	248	0	0
T25	1084	913	0	0
T102	324	152	0	0
T103	393	220	0	0