Unified Coverage Report :: Cond split page

Go back

 LINE       17554
 EXPRESSION (addr_hit[164] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T2,T5,T6
1	0	1	Covered	T428,T429,T169
1	1	0	Covered	T579,T576,T597
1	1	1	Covered	T121,T225,T145

 LINE       17557
 EXPRESSION (addr_hit[165] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T2,T5,T6
1	0	1	Covered	T429,T169,T421
1	1	0	Covered	T428,T571,T570
1	1	1	Covered	T346,T283,T128

 LINE       17560
 EXPRESSION (addr_hit[166] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T2,T5,T6
1	0	1	Covered	T428,T169,T421
1	1	0	Covered	T571,T570,T573
1	1	1	Covered	T347,T348,T346

 LINE       17563
 EXPRESSION (addr_hit[167] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T2,T5,T6
1	0	1	Covered	T428,T429,T169
1	1	0	Covered	T568,T570,T575
1	1	1	Covered	T347,T348,T346

 LINE       17566
 EXPRESSION (addr_hit[168] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T2,T5,T6
1	0	1	Covered	T428,T429,T169
1	1	0	Covered	T571,T575,T573
1	1	1	Covered	T346,T283,T128

 LINE       17569
 EXPRESSION (addr_hit[169] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T2,T5,T6
1	0	1	Covered	T428,T429,T169
1	1	0	Covered	T568,T570,T573
1	1	1	Covered	T346,T283,T128

 LINE       17572
 EXPRESSION (addr_hit[170] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T2,T5,T6
1	0	1	Covered	T428,T429,T169
1	1	0	Covered	T568,T573,T576
1	1	1	Covered	T346,T283,T128

 LINE       17575
 EXPRESSION (addr_hit[171] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T2,T5,T6
1	0	1	Covered	T428,T429,T169
1	1	0	Covered	T572,T569,T584
1	1	1	Covered	T346,T283,T128

 LINE       17578
 EXPRESSION (addr_hit[172] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T2,T5,T6
1	0	1	Covered	T429,T169,T421
1	1	0	Covered	T429,T572,T578
1	1	1	Covered	T160,T346,T283

 LINE       17581
 EXPRESSION (addr_hit[173] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T2,T5,T6
1	0	1	Covered	T428,T429,T169
1	1	0	Covered	T572,T578,T584
1	1	1	Covered	T346,T283,T128

 LINE       17584
 EXPRESSION (addr_hit[174] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T2,T5,T6
1	0	1	Covered	T428,T169,T421
1	1	0	Covered	T568,T572,T577
1	1	1	Covered	T346,T283,T128

 LINE       17587
 EXPRESSION (addr_hit[175] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T2,T5,T6
1	0	1	Covered	T428,T429,T169
1	1	0	Covered	T428,T577,T575
1	1	1	Covered	T346,T283,T128

 LINE       17590
 EXPRESSION (addr_hit[176] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T2,T5,T6
1	0	1	Covered	T428,T429,T169
1	1	0	Covered	T428,T568,T572
1	1	1	Covered	T346,T283,T128

 LINE       17593
 EXPRESSION (addr_hit[177] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T2,T5,T6
1	0	1	Covered	T428,T429,T169
1	1	0	Covered	T578,T573,T576
1	1	1	Covered	T346,T283,T128

 LINE       17596
 EXPRESSION (addr_hit[178] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T2,T5,T6
1	0	1	Covered	T428,T429,T169
1	1	0	Covered	T571,T578,T600
1	1	1	Covered	T346,T283,T128

 LINE       17599
 EXPRESSION (addr_hit[179] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T2,T5,T6
1	0	1	Covered	T428,T429,T169
1	1	0	Covered	T428,T568,T569
1	1	1	Covered	T346,T283,T128

 LINE       17602
 EXPRESSION (addr_hit[180] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T2,T5,T6
1	0	1	Covered	T428,T429,T169
1	1	0	Covered	T428,T571,T578
1	1	1	Covered	T346,T283,T128

 LINE       17605
 EXPRESSION (addr_hit[181] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T2,T5,T6
1	0	1	Covered	T428,T429,T169
1	1	0	Covered	T577,T575,T569
1	1	1	Covered	T346,T283,T128

 LINE       17608
 EXPRESSION (addr_hit[182] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T2,T5,T6
1	0	1	Covered	T429,T169,T421
1	1	0	Covered	T572,T577,T576
1	1	1	Covered	T346,T283,T128

 LINE       17611
 EXPRESSION (addr_hit[183] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T2,T5,T6
1	0	1	Covered	T429,T169,T421
1	1	0	Covered	T578,T570,T575
1	1	1	Covered	T346,T283,T128

 LINE       17614
 EXPRESSION (addr_hit[184] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T2,T5,T6
1	0	1	Covered	T428,T429,T169
1	1	0	Covered	T578,T577,T575
1	1	1	Covered	T346,T283,T128

 LINE       17617
 EXPRESSION (addr_hit[185] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T2,T5,T6
1	0	1	Covered	T428,T429,T169
1	1	0	Covered	T571,T568,T572
1	1	1	Covered	T346,T283,T128

 LINE       17620
 EXPRESSION (addr_hit[192] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T2,T5,T6
1	0	1	Covered	T31,T29,T131
1	1	0	Covered	T571,T568,T604
1	1	1	Covered	T31,T29,T131

 LINE       17685
 EXPRESSION (addr_hit[193] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T2,T5,T6
1	0	1	Covered	T28,T29,T72
1	1	0	Covered	T570,T576,T637
1	1	1	Covered	T28,T29,T72

 LINE       17750
 EXPRESSION (addr_hit[194] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T2,T5,T6
1	0	1	Covered	T14,T28,T34
1	1	0	Covered	T571,T568,T578
1	1	1	Covered	T14,T28,T34

 LINE       17815
 EXPRESSION (addr_hit[195] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T2,T5,T6
1	0	1	Covered	T2,T35,T34
1	1	0	Covered	T568,T578,T573
1	1	1	Covered	T2,T35,T34

 LINE       17880
 EXPRESSION (addr_hit[196] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T2,T5,T6
1	0	1	Covered	T5,T6,T27
1	1	0	Covered	T576,T637,T600
1	1	1	Covered	T5,T6,T27

 LINE       17945
 EXPRESSION (addr_hit[197] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T2,T5,T6
1	0	1	Covered	T121,T225,T145
1	1	0	Covered	T428,T429,T576
1	1	1	Covered	T121,T225,T145

 LINE       17998
 EXPRESSION (addr_hit[198] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T2,T5,T6
1	0	1	Covered	T429,T169,T421
1	1	0	Covered	T568,T575,T573
1	1	1	Covered	T2,T5,T6

 LINE       18001
 EXPRESSION (addr_hit[199] & reg_re & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T2,T5,T6
1	0	1	Covered	T2,T5,T6
1	1	0	Not Covered
1	1	1	Covered	T2,T5,T6

 LINE       18002
 EXPRESSION (addr_hit[199] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T2,T5,T6
1	0	1	Covered	T2,T5,T6
1	1	0	Covered	T572,T578,T577
1	1	1	Covered	T2,T5,T6

 LINE       18005
 EXPRESSION (addr_hit[200] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T2,T5,T6
1	0	1	Covered	T77,T666,T428
1	1	0	Covered	T429,T575,T579
1	1	1	Covered	T283,T77,T284

 LINE       18008
 EXPRESSION (addr_hit[201] & reg_we & ((!reg_error)))
             ------1------   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T2,T5,T6
1	0	1	Covered	T428,T429,T169
1	1	0	Covered	T578,T569,T604
1	1	1	Covered	T83,T84,T85