Go previous page

ASSERTIONS	CATEGORY	SEVERITY	ATTEMPTS	REAL SUCCESSES	FAILURES	INCOMPLETE
tb.dut.u_alert_handler_lpg_ctrl.gen_lpgs[20].u_prim_mubi4_sync_rst_en.gen_flops.gen_no_stable_chks.OutputDelay_A	0	0	653253201	653063086	0	1866
tb.dut.u_alert_handler_lpg_ctrl.gen_lpgs[21].u_prim_mubi4_sync_cg_en.gen_flops.gen_no_stable_chks.OutputDelay_A	0	0	653253201	653063086	0	1866
tb.dut.u_alert_handler_lpg_ctrl.gen_lpgs[21].u_prim_mubi4_sync_rst_en.gen_flops.gen_no_stable_chks.OutputDelay_A	0	0	653253201	653063086	0	1866
tb.dut.u_alert_handler_lpg_ctrl.gen_lpgs[22].u_prim_mubi4_sync_cg_en.gen_flops.gen_no_stable_chks.OutputDelay_A	0	0	653253201	653063086	0	1866
tb.dut.u_alert_handler_lpg_ctrl.gen_lpgs[22].u_prim_mubi4_sync_rst_en.gen_flops.gen_no_stable_chks.OutputDelay_A	0	0	653253201	653063086	0	1866
tb.dut.u_alert_handler_lpg_ctrl.gen_lpgs[23].u_prim_mubi4_sync_cg_en.gen_flops.gen_no_stable_chks.OutputDelay_A	0	0	653253201	653063086	0	1866
tb.dut.u_alert_handler_lpg_ctrl.gen_lpgs[23].u_prim_mubi4_sync_rst_en.gen_flops.gen_no_stable_chks.OutputDelay_A	0	0	653253201	653063086	0	1866
tb.dut.u_alert_handler_lpg_ctrl.gen_lpgs[2].u_prim_mubi4_sync_cg_en.gen_flops.gen_no_stable_chks.OutputDelay_A	0	0	653253201	653063086	0	1866
tb.dut.u_alert_handler_lpg_ctrl.gen_lpgs[2].u_prim_mubi4_sync_rst_en.gen_flops.gen_no_stable_chks.OutputDelay_A	0	0	653253201	653063086	0	1866
tb.dut.u_alert_handler_lpg_ctrl.gen_lpgs[3].u_prim_mubi4_sync_cg_en.gen_flops.gen_no_stable_chks.OutputDelay_A	0	0	653253201	653063086	0	1866
tb.dut.u_alert_handler_lpg_ctrl.gen_lpgs[3].u_prim_mubi4_sync_rst_en.gen_flops.gen_no_stable_chks.OutputDelay_A	0	0	653253201	653063086	0	1866
tb.dut.u_alert_handler_lpg_ctrl.gen_lpgs[4].u_prim_mubi4_sync_cg_en.gen_flops.gen_no_stable_chks.OutputDelay_A	0	0	653253201	653063086	0	1866
tb.dut.u_alert_handler_lpg_ctrl.gen_lpgs[4].u_prim_mubi4_sync_rst_en.gen_flops.gen_no_stable_chks.OutputDelay_A	0	0	653253201	653063086	0	1866
tb.dut.u_alert_handler_lpg_ctrl.gen_lpgs[5].u_prim_mubi4_sync_cg_en.gen_flops.gen_no_stable_chks.OutputDelay_A	0	0	653253201	653063086	0	1866
tb.dut.u_alert_handler_lpg_ctrl.gen_lpgs[5].u_prim_mubi4_sync_rst_en.gen_flops.gen_no_stable_chks.OutputDelay_A	0	0	653253201	653063086	0	1866
tb.dut.u_alert_handler_lpg_ctrl.gen_lpgs[6].u_prim_mubi4_sync_cg_en.gen_flops.gen_no_stable_chks.OutputDelay_A	0	0	653253201	653063086	0	1866
tb.dut.u_alert_handler_lpg_ctrl.gen_lpgs[6].u_prim_mubi4_sync_rst_en.gen_flops.gen_no_stable_chks.OutputDelay_A	0	0	653253201	653063086	0	1866
tb.dut.u_alert_handler_lpg_ctrl.gen_lpgs[7].u_prim_mubi4_sync_cg_en.gen_flops.gen_no_stable_chks.OutputDelay_A	0	0	653253201	653063086	0	1866
tb.dut.u_alert_handler_lpg_ctrl.gen_lpgs[7].u_prim_mubi4_sync_rst_en.gen_flops.gen_no_stable_chks.OutputDelay_A	0	0	653253201	653063086	0	1866
tb.dut.u_alert_handler_lpg_ctrl.gen_lpgs[8].u_prim_mubi4_sync_cg_en.gen_flops.gen_no_stable_chks.OutputDelay_A	0	0	653253201	653063086	0	1866
tb.dut.u_alert_handler_lpg_ctrl.gen_lpgs[8].u_prim_mubi4_sync_rst_en.gen_flops.gen_no_stable_chks.OutputDelay_A	0	0	653253201	653063086	0	1866
tb.dut.u_alert_handler_lpg_ctrl.gen_lpgs[9].u_prim_mubi4_sync_cg_en.gen_flops.gen_no_stable_chks.OutputDelay_A	0	0	653253201	653063086	0	1866
tb.dut.u_alert_handler_lpg_ctrl.gen_lpgs[9].u_prim_mubi4_sync_rst_en.gen_flops.gen_no_stable_chks.OutputDelay_A	0	0	653253201	653063086	0	1866
tb.dut.u_edn_req.u_prim_packer_fifo.DataOStableWhenPending_A	0	0	653253201	0	0	622

---

Detail Report for Cover Sequences

Cover Sequences Uncovered:

COVER SEQUENCES	CATEGORY	SEVERITY	ATTEMPTS	ALL MATCHES	FIRST MATCHES	INCOMPLETE	SRC
tb.dut.tlul_assert_device.gen_device_cov.a_addressChangedNotAccepted_C	0	0	678394943	0	0	0
tb.dut.tlul_assert_device.gen_device_cov.a_dataChangedNotAccepted_C	0	0	678394943	0	0	0
tb.dut.tlul_assert_device.gen_device_cov.a_maskChangedNotAccepted_C	0	0	678394943	0	0	0
tb.dut.tlul_assert_device.gen_device_cov.a_opcodeChangedNotAccepted_C	0	0	678394943	0	0	0
tb.dut.tlul_assert_device.gen_device_cov.a_sizeChangedNotAccepted_C	0	0	678394943	0	0	0
tb.dut.tlul_assert_device.gen_device_cov.a_sourceChangedNotAccepted_C	0	0	678394943	0	0	0

Cover Sequences All Matches:

COVER SEQUENCES	CATEGORY	SEVERITY	ATTEMPTS	ALL MATCHES	FIRST MATCHES	INCOMPLETE	SRC
tb.dut.tlul_assert_device.gen_device_cov.aValidNotAccepted_C	0	0	678394943	181185	181185	0
tb.dut.tlul_assert_device.gen_device_cov.b2bReqWithSameAddr_C	0	0	678394943	56414	56414	0
tb.dut.tlul_assert_device.gen_device_cov.b2bReq_C	0	0	678394943	1589016	1589016	0
tb.dut.tlul_assert_device.gen_device_cov.b2bSameSource_C	0	0	678394943	37931850	37931850	778

Cover Sequences First Matches:

COVER SEQUENCES	CATEGORY	SEVERITY	ATTEMPTS	ALL MATCHES	FIRST MATCHES	INCOMPLETE	SRC
tb.dut.tlul_assert_device.gen_device_cov.aValidNotAccepted_C	0	0	678394943	181185	181185	0
tb.dut.tlul_assert_device.gen_device_cov.b2bReqWithSameAddr_C	0	0	678394943	56414	56414	0
tb.dut.tlul_assert_device.gen_device_cov.b2bReq_C	0	0	678394943	1589016	1589016	0
tb.dut.tlul_assert_device.gen_device_cov.b2bSameSource_C	0	0	678394943	37931850	37931850	778