Unified Coverage Report :: Cond split page

Go back

 LINE       15924
 SUB-EXPRESSION (addr_hit[308] & ((|(4'b1 & (~reg_be)))))
                 ------1------   -----------2-----------

-1-	-2-	Status	Tests
0	1	Covered	T1,T2,T3
1	0	Covered	T2,T11,T12
1	1	Covered	T11,T32,T33

 LINE       15924
 SUB-EXPRESSION (addr_hit[309] & ((|(4'b0011 & (~reg_be)))))
                 ------1------   -------------2------------

-1-	-2-	Status	Tests
0	1	Covered	T1,T2,T3
1	0	Covered	T1,T2,T3
1	1	Covered	T11,T32,T33

 LINE       15924
 SUB-EXPRESSION (addr_hit[310] & ((|(4'b1 & (~reg_be)))))
                 ------1------   -----------2-----------

-1-	-2-	Status	Tests
0	1	Covered	T1,T2,T3
1	0	Covered	T2,T11,T12
1	1	Covered	T11,T32,T33

 LINE       15924
 SUB-EXPRESSION (addr_hit[311] & ((|(4'b1 & (~reg_be)))))
                 ------1------   -----------2-----------

-1-	-2-	Status	Tests
0	1	Covered	T1,T2,T3
1	0	Covered	T2,T11,T12
1	1	Covered	T11,T32,T33

 LINE       15924
 SUB-EXPRESSION (addr_hit[312] & ((|(4'b0011 & (~reg_be)))))
                 ------1------   -------------2------------

-1-	-2-	Status	Tests
0	1	Covered	T1,T2,T3
1	0	Covered	T1,T2,T3
1	1	Covered	T1,T2,T3

 LINE       15924
 SUB-EXPRESSION (addr_hit[313] & ((|(4'b0011 & (~reg_be)))))
                 ------1------   -------------2------------

-1-	-2-	Status	Tests
0	1	Covered	T1,T2,T3
1	0	Covered	T1,T2,T3
1	1	Covered	T11,T32,T33

 LINE       15924
 SUB-EXPRESSION (addr_hit[314] & ((|(4'b1111 & (~reg_be)))))
                 ------1------   -------------2------------

-1-	-2-	Status	Tests
0	1	Covered	T1,T2,T3
1	0	Covered	T11,T12,T32
1	1	Covered	T11,T32,T33

 LINE       15924
 SUB-EXPRESSION (addr_hit[315] & ((|(4'b1 & (~reg_be)))))
                 ------1------   -----------2-----------

-1-	-2-	Status	Tests
0	1	Covered	T1,T2,T3
1	0	Covered	T2,T11,T12
1	1	Covered	T11,T32,T33

 LINE       15924
 SUB-EXPRESSION (addr_hit[316] & ((|(4'b1111 & (~reg_be)))))
                 ------1------   -------------2------------

-1-	-2-	Status	Tests
0	1	Covered	T1,T2,T3
1	0	Covered	T2,T11,T12
1	1	Covered	T11,T32,T33

 LINE       15924
 SUB-EXPRESSION (addr_hit[317] & ((|(4'b1111 & (~reg_be)))))
                 ------1------   -------------2------------

-1-	-2-	Status	Tests
0	1	Covered	T1,T2,T3
1	0	Covered	T2,T11,T12
1	1	Covered	T11,T32,T33

 LINE       15924
 SUB-EXPRESSION (addr_hit[318] & ((|(4'b1111 & (~reg_be)))))
                 ------1------   -------------2------------

-1-	-2-	Status	Tests
0	1	Covered	T1,T2,T3
1	0	Covered	T2,T11,T12
1	1	Covered	T11,T32,T33

 LINE       15924
 SUB-EXPRESSION (addr_hit[319] & ((|(4'b1111 & (~reg_be)))))
                 ------1------   -------------2------------

-1-	-2-	Status	Tests
0	1	Covered	T1,T2,T3
1	0	Covered	T2,T11,T12
1	1	Covered	T11,T32,T33

 LINE       15924
 SUB-EXPRESSION (addr_hit[320] & ((|(4'b1111 & (~reg_be)))))
                 ------1------   -------------2------------

-1-	-2-	Status	Tests
0	1	Covered	T1,T2,T3
1	0	Covered	T11,T12,T32
1	1	Covered	T2,T11,T12

 LINE       15924
 SUB-EXPRESSION (addr_hit[321] & ((|(4'b1 & (~reg_be)))))
                 ------1------   -----------2-----------

-1-	-2-	Status	Tests
0	1	Covered	T1,T2,T3
1	0	Covered	T2,T11,T12
1	1	Covered	T2,T11,T12

 LINE       15924
 SUB-EXPRESSION (addr_hit[322] & ((|(4'b1 & (~reg_be)))))
                 ------1------   -----------2-----------

-1-	-2-	Status	Tests
0	1	Covered	T1,T2,T3
1	0	Covered	T2,T11,T12
1	1	Covered	T11,T32,T33

 LINE       15924
 SUB-EXPRESSION (addr_hit[323] & ((|(4'b0011 & (~reg_be)))))
                 ------1------   -------------2------------

-1-	-2-	Status	Tests
0	1	Covered	T1,T2,T3
1	0	Covered	T1,T2,T3
1	1	Covered	T11,T32,T33

 LINE       15924
 SUB-EXPRESSION (addr_hit[324] & ((|(4'b1 & (~reg_be)))))
                 ------1------   -----------2-----------

-1-	-2-	Status	Tests
0	1	Covered	T1,T2,T3
1	0	Covered	T2,T11,T12
1	1	Covered	T11,T32,T33

 LINE       15924
 SUB-EXPRESSION (addr_hit[325] & ((|(4'b1 & (~reg_be)))))
                 ------1------   -----------2-----------

-1-	-2-	Status	Tests
0	1	Covered	T1,T2,T3
1	0	Covered	T2,T11,T12
1	1	Covered	T11,T32,T33

 LINE       15924
 SUB-EXPRESSION (addr_hit[326] & ((|(4'b0011 & (~reg_be)))))
                 ------1------   -------------2------------

-1-	-2-	Status	Tests
0	1	Covered	T1,T2,T3
1	0	Covered	T1,T2,T3
1	1	Covered	T1,T2,T3

 LINE       15924
 SUB-EXPRESSION (addr_hit[327] & ((|(4'b0011 & (~reg_be)))))
                 ------1------   -------------2------------

-1-	-2-	Status	Tests
0	1	Covered	T1,T2,T3
1	0	Covered	T1,T2,T3
1	1	Covered	T11,T32,T33

 LINE       15924
 SUB-EXPRESSION (addr_hit[328] & ((|(4'b1111 & (~reg_be)))))
                 ------1------   -------------2------------

-1-	-2-	Status	Tests
0	1	Covered	T1,T2,T3
1	0	Covered	T11,T12,T32
1	1	Covered	T11,T32,T33

 LINE       15924
 SUB-EXPRESSION (addr_hit[329] & ((|(4'b1 & (~reg_be)))))
                 ------1------   -----------2-----------

-1-	-2-	Status	Tests
0	1	Covered	T1,T2,T3
1	0	Covered	T2,T11,T12
1	1	Covered	T11,T32,T33

 LINE       15924
 SUB-EXPRESSION (addr_hit[330] & ((|(4'b1111 & (~reg_be)))))
                 ------1------   -------------2------------

-1-	-2-	Status	Tests
0	1	Covered	T1,T2,T3
1	0	Covered	T2,T11,T12
1	1	Covered	T11,T32,T33

 LINE       15924
 SUB-EXPRESSION (addr_hit[331] & ((|(4'b1111 & (~reg_be)))))
                 ------1------   -------------2------------

-1-	-2-	Status	Tests
0	1	Covered	T1,T2,T3
1	0	Covered	T2,T11,T12
1	1	Covered	T11,T32,T33

 LINE       15924
 SUB-EXPRESSION (addr_hit[332] & ((|(4'b1111 & (~reg_be)))))
                 ------1------   -------------2------------

-1-	-2-	Status	Tests
0	1	Covered	T1,T2,T3
1	0	Covered	T2,T11,T12
1	1	Covered	T11,T32,T33

 LINE       15924
 SUB-EXPRESSION (addr_hit[333] & ((|(4'b1111 & (~reg_be)))))
                 ------1------   -------------2------------

-1-	-2-	Status	Tests
0	1	Covered	T1,T2,T3
1	0	Covered	T2,T11,T12
1	1	Covered	T11,T32,T33

 LINE       15924
 SUB-EXPRESSION (addr_hit[334] & ((|(4'b1111 & (~reg_be)))))
                 ------1------   -------------2------------

-1-	-2-	Status	Tests
0	1	Covered	T1,T2,T3
1	0	Covered	T2,T11,T12
1	1	Covered	T11,T12,T32

 LINE       15924
 SUB-EXPRESSION (addr_hit[335] & ((|(4'b1 & (~reg_be)))))
                 ------1------   -----------2-----------

-1-	-2-	Status	Tests
0	1	Covered	T1,T2,T3
1	0	Covered	T2,T11,T12
1	1	Covered	T2,T11,T12

 LINE       15924
 SUB-EXPRESSION (addr_hit[336] & ((|(4'b1 & (~reg_be)))))
                 ------1------   -----------2-----------

-1-	-2-	Status	Tests
0	1	Covered	T1,T2,T3
1	0	Covered	T2,T11,T12
1	1	Covered	T11,T32,T33

 LINE       15924
 SUB-EXPRESSION (addr_hit[337] & ((|(4'b0011 & (~reg_be)))))
                 ------1------   -------------2------------

-1-	-2-	Status	Tests
0	1	Covered	T1,T2,T3
1	0	Covered	T1,T2,T3
1	1	Covered	T11,T32,T33

 LINE       15924
 SUB-EXPRESSION (addr_hit[338] & ((|(4'b1 & (~reg_be)))))
                 ------1------   -----------2-----------

-1-	-2-	Status	Tests
0	1	Covered	T1,T2,T3
1	0	Covered	T2,T11,T12
1	1	Covered	T11,T32,T33

 LINE       15924
 SUB-EXPRESSION (addr_hit[339] & ((|(4'b1 & (~reg_be)))))
                 ------1------   -----------2-----------

-1-	-2-	Status	Tests
0	1	Covered	T1,T2,T3
1	0	Covered	T2,T11,T12
1	1	Covered	T11,T32,T33

 LINE       15924
 SUB-EXPRESSION (addr_hit[340] & ((|(4'b0011 & (~reg_be)))))
                 ------1------   -------------2------------

-1-	-2-	Status	Tests
0	1	Covered	T1,T2,T3
1	0	Covered	T1,T2,T3
1	1	Covered	T1,T2,T3

 LINE       15924
 SUB-EXPRESSION (addr_hit[341] & ((|(4'b0011 & (~reg_be)))))
                 ------1------   -------------2------------

-1-	-2-	Status	Tests
0	1	Covered	T1,T2,T3
1	0	Covered	T1,T2,T3
1	1	Covered	T11,T32,T33

 LINE       15924
 SUB-EXPRESSION (addr_hit[342] & ((|(4'b1111 & (~reg_be)))))
                 ------1------   -------------2------------

-1-	-2-	Status	Tests
0	1	Covered	T1,T2,T3
1	0	Covered	T11,T12,T32
1	1	Covered	T11,T32,T33

 LINE       15924
 SUB-EXPRESSION (addr_hit[343] & ((|(4'b1 & (~reg_be)))))
                 ------1------   -----------2-----------

-1-	-2-	Status	Tests
0	1	Covered	T1,T2,T3
1	0	Covered	T2,T11,T12
1	1	Covered	T11,T32,T33

 LINE       15924
 SUB-EXPRESSION (addr_hit[344] & ((|(4'b1111 & (~reg_be)))))
                 ------1------   -------------2------------

-1-	-2-	Status	Tests
0	1	Covered	T1,T2,T3
1	0	Covered	T2,T11,T12
1	1	Covered	T11,T32,T33

 LINE       15924
 SUB-EXPRESSION (addr_hit[345] & ((|(4'b1111 & (~reg_be)))))
                 ------1------   -------------2------------

-1-	-2-	Status	Tests
0	1	Covered	T1,T2,T3
1	0	Covered	T2,T11,T12
1	1	Covered	T11,T32,T33

 LINE       15924
 SUB-EXPRESSION (addr_hit[346] & ((|(4'b1111 & (~reg_be)))))
                 ------1------   -------------2------------

-1-	-2-	Status	Tests
0	1	Covered	T1,T2,T3
1	0	Covered	T2,T11,T12
1	1	Covered	T11,T32,T33

 LINE       15924
 SUB-EXPRESSION (addr_hit[347] & ((|(4'b1111 & (~reg_be)))))
                 ------1------   -------------2------------

-1-	-2-	Status	Tests
0	1	Covered	T1,T2,T3
1	0	Covered	T2,T11,T12
1	1	Covered	T11,T32,T33

 LINE       15924
 SUB-EXPRESSION (addr_hit[348] & ((|(4'b1111 & (~reg_be)))))
                 ------1------   -------------2------------

-1-	-2-	Status	Tests
0	1	Covered	T1,T2,T3
1	0	Covered	T2,T11,T12
1	1	Covered	T2,T11,T12

 LINE       15924
 SUB-EXPRESSION (addr_hit[349] & ((|(4'b1 & (~reg_be)))))
                 ------1------   -----------2-----------

-1-	-2-	Status	Tests
0	1	Covered	T1,T2,T3
1	0	Covered	T2,T11,T12
1	1	Covered	T2,T11,T12

 LINE       16278
 EXPRESSION (addr_hit[0] & reg_we & ((!reg_error)))
             -----1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T1,T2,T3
1	1	0	Covered	T38,T103,T155
1	1	1	Covered	T1,T2,T3

 LINE       16287
 EXPRESSION (addr_hit[1] & reg_we & ((!reg_error)))
             -----1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T1,T2,T3
1	1	0	Covered	T38,T103,T155
1	1	1	Covered	T1,T2,T3

 LINE       16296
 EXPRESSION (addr_hit[2] & reg_we & ((!reg_error)))
             -----1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T11,T32,T33
1	1	0	Covered	T38,T103,T155
1	1	1	Covered	T192,T193,T194

 LINE       16305
 EXPRESSION (addr_hit[3] & reg_we & ((!reg_error)))
             -----1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T2,T11,T12
1	1	0	Covered	T38,T103,T155
1	1	1	Covered	T2,T11,T12

 LINE       16308
 EXPRESSION (addr_hit[4] & reg_re & ((!reg_error)))
             -----1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T2,T11,T12
1	1	0	Covered	T195
1	1	1	Covered	T38,T103,T155

 LINE       16309
 EXPRESSION (addr_hit[4] & reg_we & ((!reg_error)))
             -----1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T2,T11,T12
1	1	0	Covered	T38,T103,T155
1	1	1	Covered	T2,T11,T12

 LINE       16312
 EXPRESSION (addr_hit[5] & reg_re & ((!reg_error)))
             -----1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T4,T11,T12
1	1	0	Not Covered
1	1	1	Covered	T38,T103,T155

 LINE       16313
 EXPRESSION (addr_hit[5] & reg_we & ((!reg_error)))
             -----1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T4,T11,T12
1	1	0	Covered	T38,T103,T155
1	1	1	Covered	T4,T11,T12

 LINE       16316
 EXPRESSION (addr_hit[6] & reg_we & ((!reg_error)))
             -----1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T2,T11,T12
1	1	0	Covered	T38,T103,T155
1	1	1	Covered	T2,T11,T12

 LINE       16319
 EXPRESSION (addr_hit[7] & reg_we & ((!reg_error)))
             -----1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T2,T11,T12
1	1	0	Covered	T38,T103,T155
1	1	1	Covered	T2,T11,T12

 LINE       16322
 EXPRESSION (addr_hit[8] & reg_we & ((!reg_error)))
             -----1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T2,T11,T12
1	1	0	Covered	T38,T103,T155
1	1	1	Covered	T2,T11,T12

 LINE       16325
 EXPRESSION (addr_hit[9] & reg_we & ((!reg_error)))
             -----1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T2,T11,T12
1	1	0	Covered	T38,T103,T155
1	1	1	Covered	T2,T11,T12

 LINE       16328
 EXPRESSION (addr_hit[10] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T2,T11,T12
1	1	0	Covered	T38,T103,T155
1	1	1	Covered	T2,T11,T12

 LINE       16331
 EXPRESSION (addr_hit[11] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T2,T11,T12
1	1	0	Covered	T38,T103,T155
1	1	1	Covered	T2,T11,T12

 LINE       16334
 EXPRESSION (addr_hit[12] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T2,T11,T12
1	1	0	Covered	T38,T103,T155
1	1	1	Covered	T2,T11,T12

 LINE       16337
 EXPRESSION (addr_hit[13] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T2,T11,T12
1	1	0	Covered	T38,T103,T155
1	1	1	Covered	T2,T11,T12

 LINE       16340
 EXPRESSION (addr_hit[14] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T2,T11,T12
1	1	0	Covered	T38,T103,T155
1	1	1	Covered	T2,T11,T12

 LINE       16343
 EXPRESSION (addr_hit[15] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T2,T11,T12
1	1	0	Covered	T38,T103,T155
1	1	1	Covered	T2,T11,T12

 LINE       16346
 EXPRESSION (addr_hit[16] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T2,T11,T12
1	1	0	Covered	T38,T103,T155
1	1	1	Covered	T2,T11,T12

 LINE       16349
 EXPRESSION (addr_hit[17] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T2,T11,T12
1	1	0	Covered	T38,T103,T155
1	1	1	Covered	T2,T11,T12

 LINE       16352
 EXPRESSION (addr_hit[18] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T2,T11,T12
1	1	0	Covered	T38,T103,T155
1	1	1	Covered	T2,T11,T12

 LINE       16355
 EXPRESSION (addr_hit[19] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T2,T11,T12
1	1	0	Covered	T38,T103,T155
1	1	1	Covered	T2,T11,T12

 LINE       16358
 EXPRESSION (addr_hit[20] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T2,T11,T12
1	1	0	Covered	T38,T103,T155
1	1	1	Covered	T2,T11,T12

 LINE       16361
 EXPRESSION (addr_hit[21] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T2,T11,T12
1	1	0	Covered	T38,T103,T155
1	1	1	Covered	T2,T11,T12

 LINE       16364
 EXPRESSION (addr_hit[22] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T2,T11,T12
1	1	0	Covered	T38,T103,T155
1	1	1	Covered	T2,T11,T12

 LINE       16367
 EXPRESSION (addr_hit[23] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T2,T11,T12
1	1	0	Covered	T38,T103,T155
1	1	1	Covered	T2,T11,T12

 LINE       16370
 EXPRESSION (addr_hit[24] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T2,T11,T12
1	1	0	Covered	T38,T103,T155
1	1	1	Covered	T2,T11,T12

 LINE       16373
 EXPRESSION (addr_hit[25] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T2,T11,T12
1	1	0	Covered	T38,T103,T155
1	1	1	Covered	T2,T11,T12

 LINE       16376
 EXPRESSION (addr_hit[26] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T2,T11,T12
1	1	0	Covered	T38,T103,T155
1	1	1	Covered	T2,T11,T12

 LINE       16379
 EXPRESSION (addr_hit[27] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T2,T11,T12
1	1	0	Covered	T38,T103,T155
1	1	1	Covered	T2,T11,T12

 LINE       16382
 EXPRESSION (addr_hit[28] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T2,T11,T12
1	1	0	Covered	T38,T103,T155
1	1	1	Covered	T2,T11,T12

 LINE       16385
 EXPRESSION (addr_hit[29] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T2,T11,T12
1	1	0	Covered	T38,T103,T155
1	1	1	Covered	T2,T11,T12

 LINE       16388
 EXPRESSION (addr_hit[30] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T2,T11,T12
1	1	0	Covered	T38,T103,T155
1	1	1	Covered	T2,T11,T12

 LINE       16391
 EXPRESSION (addr_hit[31] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T2,T11,T12
1	1	0	Covered	T38,T103,T155
1	1	1	Covered	T2,T11,T12

 LINE       16394
 EXPRESSION (addr_hit[32] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T2,T11,T12
1	1	0	Covered	T38,T103,T155
1	1	1	Covered	T2,T11,T12

 LINE       16397
 EXPRESSION (addr_hit[33] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T2,T11,T12
1	1	0	Covered	T38,T103,T155
1	1	1	Covered	T2,T11,T12

 LINE       16400
 EXPRESSION (addr_hit[34] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T2,T11,T12
1	1	0	Covered	T38,T103,T155
1	1	1	Covered	T2,T11,T12

 LINE       16403
 EXPRESSION (addr_hit[35] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T2,T11,T12
1	1	0	Covered	T38,T103,T155
1	1	1	Covered	T2,T11,T12

 LINE       16406
 EXPRESSION (addr_hit[36] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T2,T11,T12
1	1	0	Covered	T38,T103,T155
1	1	1	Covered	T2,T11,T12

 LINE       16409
 EXPRESSION (addr_hit[37] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T2,T11,T12
1	1	0	Covered	T38,T103,T155
1	1	1	Covered	T2,T11,T12

 LINE       16412
 EXPRESSION (addr_hit[38] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T2,T11,T12
1	1	0	Covered	T38,T103,T155
1	1	1	Covered	T2,T11,T12

 LINE       16415
 EXPRESSION (addr_hit[39] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T2,T11,T12
1	1	0	Covered	T38,T103,T155
1	1	1	Covered	T2,T11,T12

 LINE       16418
 EXPRESSION (addr_hit[40] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T2,T11,T12
1	1	0	Covered	T38,T103,T155
1	1	1	Covered	T2,T11,T12

 LINE       16421
 EXPRESSION (addr_hit[41] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T2,T11,T12
1	1	0	Covered	T38,T103,T155
1	1	1	Covered	T2,T11,T12

 LINE       16424
 EXPRESSION (addr_hit[42] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T2,T11,T12
1	1	0	Covered	T38,T103,T155
1	1	1	Covered	T2,T11,T12

 LINE       16427
 EXPRESSION (addr_hit[43] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T2,T11,T12
1	1	0	Covered	T38,T103,T155
1	1	1	Covered	T2,T11,T12

 LINE       16430
 EXPRESSION (addr_hit[44] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T2,T11,T12
1	1	0	Covered	T38,T103,T155
1	1	1	Covered	T2,T11,T12