Tests
dashboard | hierarchy | modlist | groups | tests | asserts
Total Coverage Summary 
SCORELINECONDTOGGLEFSMBRANCHASSERTGROUP
98.52 99.15 95.84 100.00 100.00 98.81 97.02 98.80


Total test records in report: 1010
tests.html | tests1.html | tests2.html | tests3.html | tests4.html | tests5.html | tests6.html | tests7.html | tests8.html | tests9.html | tests10.html | tests11.html | tests12.html | tests13.html | tests14.html | tests15.html | tests16.html | tests17.html | tests18.html | tests19.html | tests20.html

T563 /workspaces/repo/scratch/os_regression/clkmgr-sim-vcs/coverage/default/32.clkmgr_regwen.1064045682 Feb 09 08:25:37 AM UTC 25 Feb 09 08:25:43 AM UTC 25 414835680 ps
T564 /workspaces/repo/scratch/os_regression/clkmgr-sim-vcs/coverage/default/32.clkmgr_frequency.1228446710 Feb 09 08:25:25 AM UTC 25 Feb 09 08:25:45 AM UTC 25 1996618143 ps
T565 /workspaces/repo/scratch/os_regression/clkmgr-sim-vcs/coverage/default/33.clkmgr_extclk.879263896 Feb 09 08:25:42 AM UTC 25 Feb 09 08:25:45 AM UTC 25 37324939 ps
T566 /workspaces/repo/scratch/os_regression/clkmgr-sim-vcs/coverage/default/33.clkmgr_peri.2960899752 Feb 09 08:25:44 AM UTC 25 Feb 09 08:25:46 AM UTC 25 68131631 ps
T567 /workspaces/repo/scratch/os_regression/clkmgr-sim-vcs/coverage/default/33.clkmgr_clk_status.2084319015 Feb 09 08:25:46 AM UTC 25 Feb 09 08:25:48 AM UTC 25 13389618 ps
T568 /workspaces/repo/scratch/os_regression/clkmgr-sim-vcs/coverage/default/33.clkmgr_trans.1295880836 Feb 09 08:25:46 AM UTC 25 Feb 09 08:25:49 AM UTC 25 69522095 ps
T569 /workspaces/repo/scratch/os_regression/clkmgr-sim-vcs/coverage/default/33.clkmgr_idle_intersig_mubi.1650831259 Feb 09 08:25:47 AM UTC 25 Feb 09 08:25:49 AM UTC 25 31795318 ps
T570 /workspaces/repo/scratch/os_regression/clkmgr-sim-vcs/coverage/default/33.clkmgr_lc_ctrl_intersig_mubi.3793311523 Feb 09 08:25:49 AM UTC 25 Feb 09 08:25:52 AM UTC 25 85421565 ps
T571 /workspaces/repo/scratch/os_regression/clkmgr-sim-vcs/coverage/default/33.clkmgr_clk_handshake_intersig_mubi.605461031 Feb 09 08:25:50 AM UTC 25 Feb 09 08:25:53 AM UTC 25 50932170 ps
T572 /workspaces/repo/scratch/os_regression/clkmgr-sim-vcs/coverage/default/33.clkmgr_lc_clk_byp_req_intersig_mubi.1881714627 Feb 09 08:25:50 AM UTC 25 Feb 09 08:25:53 AM UTC 25 61356000 ps
T573 /workspaces/repo/scratch/os_regression/clkmgr-sim-vcs/coverage/default/33.clkmgr_frequency.2568449763 Feb 09 08:25:44 AM UTC 25 Feb 09 08:25:54 AM UTC 25 2020011117 ps
T574 /workspaces/repo/scratch/os_regression/clkmgr-sim-vcs/coverage/default/33.clkmgr_div_intersig_mubi.2380017657 Feb 09 08:25:53 AM UTC 25 Feb 09 08:25:56 AM UTC 25 32329252 ps
T575 /workspaces/repo/scratch/os_regression/clkmgr-sim-vcs/coverage/default/32.clkmgr_stress_all.555261315 Feb 09 08:25:38 AM UTC 25 Feb 09 08:26:01 AM UTC 25 2498055600 ps
T576 /workspaces/repo/scratch/os_regression/clkmgr-sim-vcs/coverage/default/33.clkmgr_regwen.1091511494 Feb 09 08:25:54 AM UTC 25 Feb 09 08:26:03 AM UTC 25 1006981677 ps
T577 /workspaces/repo/scratch/os_regression/clkmgr-sim-vcs/coverage/default/33.clkmgr_frequency_timeout.2997736554 Feb 09 08:25:44 AM UTC 25 Feb 09 08:26:07 AM UTC 25 1939997007 ps
T89 /workspaces/repo/scratch/os_regression/clkmgr-sim-vcs/coverage/default/6.clkmgr_stress_all_with_rand_reset.311409921 Feb 09 08:17:44 AM UTC 25 Feb 09 08:26:15 AM UTC 25 28458999662 ps
T578 /workspaces/repo/scratch/os_regression/clkmgr-sim-vcs/coverage/default/33.clkmgr_alert_test.2002411417 Feb 09 08:26:13 AM UTC 25 Feb 09 08:26:16 AM UTC 25 21078848 ps
T579 /workspaces/repo/scratch/os_regression/clkmgr-sim-vcs/coverage/default/34.clkmgr_peri.1753841673 Feb 09 08:26:14 AM UTC 25 Feb 09 08:26:16 AM UTC 25 21885328 ps
T580 /workspaces/repo/scratch/os_regression/clkmgr-sim-vcs/coverage/default/34.clkmgr_smoke.4152314136 Feb 09 08:26:13 AM UTC 25 Feb 09 08:26:16 AM UTC 25 77947554 ps
T581 /workspaces/repo/scratch/os_regression/clkmgr-sim-vcs/coverage/default/34.clkmgr_extclk.3820213547 Feb 09 08:26:13 AM UTC 25 Feb 09 08:26:16 AM UTC 25 48442045 ps
T582 /workspaces/repo/scratch/os_regression/clkmgr-sim-vcs/coverage/default/34.clkmgr_trans.3059007907 Feb 09 08:26:16 AM UTC 25 Feb 09 08:26:18 AM UTC 25 54950248 ps
T583 /workspaces/repo/scratch/os_regression/clkmgr-sim-vcs/coverage/default/34.clkmgr_clk_status.1873626057 Feb 09 08:26:17 AM UTC 25 Feb 09 08:26:19 AM UTC 25 13930012 ps
T584 /workspaces/repo/scratch/os_regression/clkmgr-sim-vcs/coverage/default/34.clkmgr_lc_ctrl_intersig_mubi.38183075 Feb 09 08:26:17 AM UTC 25 Feb 09 08:26:19 AM UTC 25 18008562 ps
T585 /workspaces/repo/scratch/os_regression/clkmgr-sim-vcs/coverage/default/34.clkmgr_idle_intersig_mubi.1700774867 Feb 09 08:26:17 AM UTC 25 Feb 09 08:26:19 AM UTC 25 104197183 ps
T586 /workspaces/repo/scratch/os_regression/clkmgr-sim-vcs/coverage/default/34.clkmgr_lc_clk_byp_req_intersig_mubi.2512990219 Feb 09 08:26:18 AM UTC 25 Feb 09 08:26:21 AM UTC 25 73729906 ps
T587 /workspaces/repo/scratch/os_regression/clkmgr-sim-vcs/coverage/default/34.clkmgr_frequency_timeout.3677007233 Feb 09 08:26:14 AM UTC 25 Feb 09 08:26:21 AM UTC 25 741238225 ps
T588 /workspaces/repo/scratch/os_regression/clkmgr-sim-vcs/coverage/default/34.clkmgr_clk_handshake_intersig_mubi.2329662640 Feb 09 08:26:19 AM UTC 25 Feb 09 08:26:21 AM UTC 25 30335183 ps
T589 /workspaces/repo/scratch/os_regression/clkmgr-sim-vcs/coverage/default/33.clkmgr_stress_all.1771285778 Feb 09 08:25:55 AM UTC 25 Feb 09 08:26:22 AM UTC 25 3841411034 ps
T590 /workspaces/repo/scratch/os_regression/clkmgr-sim-vcs/coverage/default/34.clkmgr_div_intersig_mubi.1628991713 Feb 09 08:26:20 AM UTC 25 Feb 09 08:26:23 AM UTC 25 49897871 ps
T591 /workspaces/repo/scratch/os_regression/clkmgr-sim-vcs/coverage/default/35.clkmgr_smoke.2145448680 Feb 09 08:26:22 AM UTC 25 Feb 09 08:26:25 AM UTC 25 24239722 ps
T592 /workspaces/repo/scratch/os_regression/clkmgr-sim-vcs/coverage/default/34.clkmgr_alert_test.2152824945 Feb 09 08:26:22 AM UTC 25 Feb 09 08:26:25 AM UTC 25 26330437 ps
T593 /workspaces/repo/scratch/os_regression/clkmgr-sim-vcs/coverage/default/35.clkmgr_extclk.4131503434 Feb 09 08:26:22 AM UTC 25 Feb 09 08:26:25 AM UTC 25 25360824 ps
T594 /workspaces/repo/scratch/os_regression/clkmgr-sim-vcs/coverage/default/34.clkmgr_regwen.192073543 Feb 09 08:26:20 AM UTC 25 Feb 09 08:26:28 AM UTC 25 1079705358 ps
T595 /workspaces/repo/scratch/os_regression/clkmgr-sim-vcs/coverage/default/35.clkmgr_peri.3458481671 Feb 09 08:26:26 AM UTC 25 Feb 09 08:26:28 AM UTC 25 21652448 ps
T596 /workspaces/repo/scratch/os_regression/clkmgr-sim-vcs/coverage/default/35.clkmgr_trans.1826734819 Feb 09 08:26:26 AM UTC 25 Feb 09 08:26:29 AM UTC 25 205072744 ps
T597 /workspaces/repo/scratch/os_regression/clkmgr-sim-vcs/coverage/default/35.clkmgr_frequency.503455119 Feb 09 08:26:24 AM UTC 25 Feb 09 08:26:30 AM UTC 25 317955843 ps
T598 /workspaces/repo/scratch/os_regression/clkmgr-sim-vcs/coverage/default/34.clkmgr_frequency.370436895 Feb 09 08:26:13 AM UTC 25 Feb 09 08:26:30 AM UTC 25 1522731209 ps
T90 /workspaces/repo/scratch/os_regression/clkmgr-sim-vcs/coverage/default/17.clkmgr_stress_all_with_rand_reset.3352654103 Feb 09 08:21:03 AM UTC 25 Feb 09 08:26:31 AM UTC 25 17617673673 ps
T599 /workspaces/repo/scratch/os_regression/clkmgr-sim-vcs/coverage/default/35.clkmgr_clk_status.2122576161 Feb 09 08:26:29 AM UTC 25 Feb 09 08:26:31 AM UTC 25 16254259 ps
T600 /workspaces/repo/scratch/os_regression/clkmgr-sim-vcs/coverage/default/35.clkmgr_idle_intersig_mubi.1294497836 Feb 09 08:26:29 AM UTC 25 Feb 09 08:26:31 AM UTC 25 69186089 ps
T601 /workspaces/repo/scratch/os_regression/clkmgr-sim-vcs/coverage/default/35.clkmgr_lc_ctrl_intersig_mubi.230624164 Feb 09 08:26:30 AM UTC 25 Feb 09 08:26:32 AM UTC 25 22954776 ps
T602 /workspaces/repo/scratch/os_regression/clkmgr-sim-vcs/coverage/default/35.clkmgr_lc_clk_byp_req_intersig_mubi.2737272554 Feb 09 08:26:31 AM UTC 25 Feb 09 08:26:33 AM UTC 25 17142468 ps
T603 /workspaces/repo/scratch/os_regression/clkmgr-sim-vcs/coverage/default/35.clkmgr_clk_handshake_intersig_mubi.761894019 Feb 09 08:26:31 AM UTC 25 Feb 09 08:26:34 AM UTC 25 22967647 ps
T604 /workspaces/repo/scratch/os_regression/clkmgr-sim-vcs/coverage/default/35.clkmgr_div_intersig_mubi.57039210 Feb 09 08:26:32 AM UTC 25 Feb 09 08:26:35 AM UTC 25 150920897 ps
T605 /workspaces/repo/scratch/os_regression/clkmgr-sim-vcs/coverage/default/35.clkmgr_regwen.3093554125 Feb 09 08:26:32 AM UTC 25 Feb 09 08:26:36 AM UTC 25 262531023 ps
T606 /workspaces/repo/scratch/os_regression/clkmgr-sim-vcs/coverage/default/35.clkmgr_alert_test.825576924 Feb 09 08:26:34 AM UTC 25 Feb 09 08:26:37 AM UTC 25 18659863 ps
T607 /workspaces/repo/scratch/os_regression/clkmgr-sim-vcs/coverage/default/36.clkmgr_smoke.751432874 Feb 09 08:26:35 AM UTC 25 Feb 09 08:26:37 AM UTC 25 46810867 ps
T608 /workspaces/repo/scratch/os_regression/clkmgr-sim-vcs/coverage/default/36.clkmgr_extclk.1748815710 Feb 09 08:26:37 AM UTC 25 Feb 09 08:26:39 AM UTC 25 25132434 ps
T609 /workspaces/repo/scratch/os_regression/clkmgr-sim-vcs/coverage/default/36.clkmgr_peri.2737026889 Feb 09 08:26:38 AM UTC 25 Feb 09 08:26:40 AM UTC 25 21230036 ps
T610 /workspaces/repo/scratch/os_regression/clkmgr-sim-vcs/coverage/default/35.clkmgr_frequency_timeout.3448281229 Feb 09 08:26:26 AM UTC 25 Feb 09 08:26:43 AM UTC 25 2005862008 ps
T611 /workspaces/repo/scratch/os_regression/clkmgr-sim-vcs/coverage/default/36.clkmgr_trans.2426081201 Feb 09 08:26:40 AM UTC 25 Feb 09 08:26:43 AM UTC 25 88464933 ps
T612 /workspaces/repo/scratch/os_regression/clkmgr-sim-vcs/coverage/default/36.clkmgr_clk_status.4087252794 Feb 09 08:26:41 AM UTC 25 Feb 09 08:26:43 AM UTC 25 43457640 ps
T613 /workspaces/repo/scratch/os_regression/clkmgr-sim-vcs/coverage/default/36.clkmgr_idle_intersig_mubi.599578163 Feb 09 08:26:43 AM UTC 25 Feb 09 08:26:45 AM UTC 25 35185189 ps
T614 /workspaces/repo/scratch/os_regression/clkmgr-sim-vcs/coverage/default/36.clkmgr_lc_clk_byp_req_intersig_mubi.2372275672 Feb 09 08:26:44 AM UTC 25 Feb 09 08:26:46 AM UTC 25 21198495 ps
T615 /workspaces/repo/scratch/os_regression/clkmgr-sim-vcs/coverage/default/36.clkmgr_lc_ctrl_intersig_mubi.822097737 Feb 09 08:26:44 AM UTC 25 Feb 09 08:26:47 AM UTC 25 48309538 ps
T71 /workspaces/repo/scratch/os_regression/clkmgr-sim-vcs/coverage/default/34.clkmgr_stress_all.3905503054 Feb 09 08:26:21 AM UTC 25 Feb 09 08:26:47 AM UTC 25 4085272899 ps
T616 /workspaces/repo/scratch/os_regression/clkmgr-sim-vcs/coverage/default/36.clkmgr_clk_handshake_intersig_mubi.355006743 Feb 09 08:26:46 AM UTC 25 Feb 09 08:26:48 AM UTC 25 18200955 ps
T617 /workspaces/repo/scratch/os_regression/clkmgr-sim-vcs/coverage/default/36.clkmgr_frequency.944622254 Feb 09 08:26:37 AM UTC 25 Feb 09 08:26:49 AM UTC 25 1547912069 ps
T618 /workspaces/repo/scratch/os_regression/clkmgr-sim-vcs/coverage/default/36.clkmgr_div_intersig_mubi.2327201186 Feb 09 08:26:47 AM UTC 25 Feb 09 08:26:50 AM UTC 25 22347977 ps
T619 /workspaces/repo/scratch/os_regression/clkmgr-sim-vcs/coverage/default/37.clkmgr_smoke.94235311 Feb 09 08:26:51 AM UTC 25 Feb 09 08:26:53 AM UTC 25 28682668 ps
T620 /workspaces/repo/scratch/os_regression/clkmgr-sim-vcs/coverage/default/36.clkmgr_alert_test.3914063880 Feb 09 08:26:51 AM UTC 25 Feb 09 08:26:53 AM UTC 25 24812234 ps
T91 /workspaces/repo/scratch/os_regression/clkmgr-sim-vcs/coverage/default/18.clkmgr_stress_all_with_rand_reset.598236631 Feb 09 08:21:21 AM UTC 25 Feb 09 08:26:55 AM UTC 25 28937262408 ps
T621 /workspaces/repo/scratch/os_regression/clkmgr-sim-vcs/coverage/default/37.clkmgr_extclk.2417228786 Feb 09 08:26:54 AM UTC 25 Feb 09 08:26:56 AM UTC 25 44500851 ps
T622 /workspaces/repo/scratch/os_regression/clkmgr-sim-vcs/coverage/default/36.clkmgr_regwen.3572921584 Feb 09 08:26:47 AM UTC 25 Feb 09 08:26:57 AM UTC 25 1102693085 ps
T623 /workspaces/repo/scratch/os_regression/clkmgr-sim-vcs/coverage/default/37.clkmgr_peri.1055258351 Feb 09 08:26:57 AM UTC 25 Feb 09 08:26:59 AM UTC 25 26227490 ps
T624 /workspaces/repo/scratch/os_regression/clkmgr-sim-vcs/coverage/default/37.clkmgr_trans.127769605 Feb 09 08:26:58 AM UTC 25 Feb 09 08:27:00 AM UTC 25 27538778 ps
T625 /workspaces/repo/scratch/os_regression/clkmgr-sim-vcs/coverage/default/31.clkmgr_stress_all.534110699 Feb 09 08:25:19 AM UTC 25 Feb 09 08:27:02 AM UTC 25 9696543362 ps
T626 /workspaces/repo/scratch/os_regression/clkmgr-sim-vcs/coverage/default/37.clkmgr_frequency_timeout.3389551512 Feb 09 08:26:56 AM UTC 25 Feb 09 08:27:02 AM UTC 25 689388449 ps
T627 /workspaces/repo/scratch/os_regression/clkmgr-sim-vcs/coverage/default/35.clkmgr_stress_all.3599282237 Feb 09 08:26:33 AM UTC 25 Feb 09 08:27:04 AM UTC 25 2305446282 ps
T628 /workspaces/repo/scratch/os_regression/clkmgr-sim-vcs/coverage/default/36.clkmgr_frequency_timeout.997722432 Feb 09 08:26:38 AM UTC 25 Feb 09 08:27:09 AM UTC 25 2419127858 ps
T629 /workspaces/repo/scratch/os_regression/clkmgr-sim-vcs/coverage/default/37.clkmgr_clk_status.3830225771 Feb 09 08:27:13 AM UTC 25 Feb 09 08:27:15 AM UTC 25 47535829 ps
T630 /workspaces/repo/scratch/os_regression/clkmgr-sim-vcs/coverage/default/37.clkmgr_idle_intersig_mubi.543874343 Feb 09 08:27:13 AM UTC 25 Feb 09 08:27:15 AM UTC 25 34993534 ps
T631 /workspaces/repo/scratch/os_regression/clkmgr-sim-vcs/coverage/default/37.clkmgr_lc_clk_byp_req_intersig_mubi.1132280009 Feb 09 08:27:14 AM UTC 25 Feb 09 08:27:16 AM UTC 25 16433540 ps
T632 /workspaces/repo/scratch/os_regression/clkmgr-sim-vcs/coverage/default/37.clkmgr_lc_ctrl_intersig_mubi.2646589823 Feb 09 08:27:14 AM UTC 25 Feb 09 08:27:16 AM UTC 25 18211772 ps
T633 /workspaces/repo/scratch/os_regression/clkmgr-sim-vcs/coverage/default/37.clkmgr_div_intersig_mubi.2692742658 Feb 09 08:27:14 AM UTC 25 Feb 09 08:27:16 AM UTC 25 16681746 ps
T634 /workspaces/repo/scratch/os_regression/clkmgr-sim-vcs/coverage/default/37.clkmgr_clk_handshake_intersig_mubi.2281907687 Feb 09 08:27:14 AM UTC 25 Feb 09 08:27:17 AM UTC 25 92741709 ps
T635 /workspaces/repo/scratch/os_regression/clkmgr-sim-vcs/coverage/default/36.clkmgr_stress_all.1687700371 Feb 09 08:26:49 AM UTC 25 Feb 09 08:27:18 AM UTC 25 3219479786 ps
T636 /workspaces/repo/scratch/os_regression/clkmgr-sim-vcs/coverage/default/37.clkmgr_regwen.3045154041 Feb 09 08:27:14 AM UTC 25 Feb 09 08:27:18 AM UTC 25 279113204 ps
T637 /workspaces/repo/scratch/os_regression/clkmgr-sim-vcs/coverage/default/37.clkmgr_frequency.2342961205 Feb 09 08:26:54 AM UTC 25 Feb 09 08:27:19 AM UTC 25 2488862037 ps
T638 /workspaces/repo/scratch/os_regression/clkmgr-sim-vcs/coverage/default/38.clkmgr_smoke.681276884 Feb 09 08:27:17 AM UTC 25 Feb 09 08:27:20 AM UTC 25 18898874 ps
T639 /workspaces/repo/scratch/os_regression/clkmgr-sim-vcs/coverage/default/37.clkmgr_alert_test.606559590 Feb 09 08:27:17 AM UTC 25 Feb 09 08:27:20 AM UTC 25 14523671 ps
T640 /workspaces/repo/scratch/os_regression/clkmgr-sim-vcs/coverage/default/38.clkmgr_extclk.3039766526 Feb 09 08:27:17 AM UTC 25 Feb 09 08:27:20 AM UTC 25 29045748 ps
T641 /workspaces/repo/scratch/os_regression/clkmgr-sim-vcs/coverage/default/38.clkmgr_peri.3028111098 Feb 09 08:27:20 AM UTC 25 Feb 09 08:27:22 AM UTC 25 20091547 ps
T642 /workspaces/repo/scratch/os_regression/clkmgr-sim-vcs/coverage/default/38.clkmgr_trans.4095259871 Feb 09 08:27:20 AM UTC 25 Feb 09 08:27:23 AM UTC 25 71163151 ps
T92 /workspaces/repo/scratch/os_regression/clkmgr-sim-vcs/coverage/default/20.clkmgr_stress_all_with_rand_reset.3676824073 Feb 09 08:21:56 AM UTC 25 Feb 09 08:27:23 AM UTC 25 18887333056 ps
T643 /workspaces/repo/scratch/os_regression/clkmgr-sim-vcs/coverage/default/38.clkmgr_idle_intersig_mubi.19636080 Feb 09 08:27:21 AM UTC 25 Feb 09 08:27:23 AM UTC 25 34992291 ps
T644 /workspaces/repo/scratch/os_regression/clkmgr-sim-vcs/coverage/default/38.clkmgr_lc_ctrl_intersig_mubi.3234870103 Feb 09 08:27:21 AM UTC 25 Feb 09 08:27:23 AM UTC 25 57387148 ps
T645 /workspaces/repo/scratch/os_regression/clkmgr-sim-vcs/coverage/default/38.clkmgr_clk_status.2091610754 Feb 09 08:27:21 AM UTC 25 Feb 09 08:27:23 AM UTC 25 114792765 ps
T646 /workspaces/repo/scratch/os_regression/clkmgr-sim-vcs/coverage/default/38.clkmgr_lc_clk_byp_req_intersig_mubi.1407282613 Feb 09 08:27:23 AM UTC 25 Feb 09 08:27:25 AM UTC 25 16157097 ps
T647 /workspaces/repo/scratch/os_regression/clkmgr-sim-vcs/coverage/default/38.clkmgr_clk_handshake_intersig_mubi.1505498843 Feb 09 08:27:23 AM UTC 25 Feb 09 08:27:25 AM UTC 25 39029105 ps
T648 /workspaces/repo/scratch/os_regression/clkmgr-sim-vcs/coverage/default/38.clkmgr_div_intersig_mubi.899053479 Feb 09 08:27:24 AM UTC 25 Feb 09 08:27:27 AM UTC 25 41677705 ps
T93 /workspaces/repo/scratch/os_regression/clkmgr-sim-vcs/coverage/default/12.clkmgr_stress_all_with_rand_reset.1077947399 Feb 09 08:19:39 AM UTC 25 Feb 09 08:27:28 AM UTC 25 60610479746 ps
T649 /workspaces/repo/scratch/os_regression/clkmgr-sim-vcs/coverage/default/38.clkmgr_alert_test.681145910 Feb 09 08:27:26 AM UTC 25 Feb 09 08:27:29 AM UTC 25 23757194 ps
T650 /workspaces/repo/scratch/os_regression/clkmgr-sim-vcs/coverage/default/39.clkmgr_smoke.890264534 Feb 09 08:27:26 AM UTC 25 Feb 09 08:27:29 AM UTC 25 35701928 ps
T651 /workspaces/repo/scratch/os_regression/clkmgr-sim-vcs/coverage/default/38.clkmgr_regwen.3520231039 Feb 09 08:27:24 AM UTC 25 Feb 09 08:27:31 AM UTC 25 757294362 ps
T652 /workspaces/repo/scratch/os_regression/clkmgr-sim-vcs/coverage/default/38.clkmgr_frequency_timeout.2078840579 Feb 09 08:27:18 AM UTC 25 Feb 09 08:27:32 AM UTC 25 1946592447 ps
T653 /workspaces/repo/scratch/os_regression/clkmgr-sim-vcs/coverage/default/39.clkmgr_peri.1741266417 Feb 09 08:27:30 AM UTC 25 Feb 09 08:27:33 AM UTC 25 32524974 ps
T654 /workspaces/repo/scratch/os_regression/clkmgr-sim-vcs/coverage/default/39.clkmgr_extclk.3765960960 Feb 09 08:27:30 AM UTC 25 Feb 09 08:27:33 AM UTC 25 83727810 ps
T655 /workspaces/repo/scratch/os_regression/clkmgr-sim-vcs/coverage/default/39.clkmgr_trans.2921188966 Feb 09 08:27:30 AM UTC 25 Feb 09 08:27:33 AM UTC 25 47916908 ps
T656 /workspaces/repo/scratch/os_regression/clkmgr-sim-vcs/coverage/default/39.clkmgr_clk_status.1552167893 Feb 09 08:27:32 AM UTC 25 Feb 09 08:27:35 AM UTC 25 16283621 ps
T657 /workspaces/repo/scratch/os_regression/clkmgr-sim-vcs/coverage/default/39.clkmgr_lc_ctrl_intersig_mubi.1911761740 Feb 09 08:27:33 AM UTC 25 Feb 09 08:27:36 AM UTC 25 25232454 ps
T658 /workspaces/repo/scratch/os_regression/clkmgr-sim-vcs/coverage/default/39.clkmgr_lc_clk_byp_req_intersig_mubi.2634990079 Feb 09 08:27:33 AM UTC 25 Feb 09 08:27:36 AM UTC 25 46758175 ps
T659 /workspaces/repo/scratch/os_regression/clkmgr-sim-vcs/coverage/default/39.clkmgr_idle_intersig_mubi.2474121841 Feb 09 08:27:33 AM UTC 25 Feb 09 08:27:36 AM UTC 25 65003610 ps
T660 /workspaces/repo/scratch/os_regression/clkmgr-sim-vcs/coverage/default/39.clkmgr_clk_handshake_intersig_mubi.1164853705 Feb 09 08:27:34 AM UTC 25 Feb 09 08:27:37 AM UTC 25 41741647 ps
T661 /workspaces/repo/scratch/os_regression/clkmgr-sim-vcs/coverage/default/39.clkmgr_div_intersig_mubi.3590010648 Feb 09 08:27:35 AM UTC 25 Feb 09 08:27:38 AM UTC 25 40709733 ps
T662 /workspaces/repo/scratch/os_regression/clkmgr-sim-vcs/coverage/default/38.clkmgr_frequency.2684741533 Feb 09 08:27:17 AM UTC 25 Feb 09 08:27:39 AM UTC 25 2474669388 ps
T663 /workspaces/repo/scratch/os_regression/clkmgr-sim-vcs/coverage/default/39.clkmgr_frequency_timeout.2369201052 Feb 09 08:27:30 AM UTC 25 Feb 09 08:27:39 AM UTC 25 1229458836 ps
T664 /workspaces/repo/scratch/os_regression/clkmgr-sim-vcs/coverage/default/39.clkmgr_alert_test.1108318489 Feb 09 08:27:38 AM UTC 25 Feb 09 08:27:41 AM UTC 25 61189440 ps
T665 /workspaces/repo/scratch/os_regression/clkmgr-sim-vcs/coverage/default/40.clkmgr_smoke.1072140028 Feb 09 08:27:39 AM UTC 25 Feb 09 08:27:41 AM UTC 25 34975916 ps
T666 /workspaces/repo/scratch/os_regression/clkmgr-sim-vcs/coverage/default/37.clkmgr_stress_all.2729067172 Feb 09 08:27:16 AM UTC 25 Feb 09 08:27:42 AM UTC 25 5984578872 ps
T667 /workspaces/repo/scratch/os_regression/clkmgr-sim-vcs/coverage/default/39.clkmgr_frequency.508708841 Feb 09 08:27:30 AM UTC 25 Feb 09 08:27:43 AM UTC 25 1046199731 ps
T668 /workspaces/repo/scratch/os_regression/clkmgr-sim-vcs/coverage/default/40.clkmgr_extclk.1787916447 Feb 09 08:27:40 AM UTC 25 Feb 09 08:27:43 AM UTC 25 79992526 ps
T669 /workspaces/repo/scratch/os_regression/clkmgr-sim-vcs/coverage/default/39.clkmgr_regwen.2504481165 Feb 09 08:27:37 AM UTC 25 Feb 09 08:27:44 AM UTC 25 550524149 ps
T670 /workspaces/repo/scratch/os_regression/clkmgr-sim-vcs/coverage/default/40.clkmgr_peri.2134426858 Feb 09 08:27:42 AM UTC 25 Feb 09 08:27:45 AM UTC 25 30021137 ps
T671 /workspaces/repo/scratch/os_regression/clkmgr-sim-vcs/coverage/default/40.clkmgr_clk_status.3334121373 Feb 09 08:27:43 AM UTC 25 Feb 09 08:27:46 AM UTC 25 28264013 ps
T672 /workspaces/repo/scratch/os_regression/clkmgr-sim-vcs/coverage/default/40.clkmgr_trans.2271894048 Feb 09 08:27:43 AM UTC 25 Feb 09 08:27:46 AM UTC 25 54792707 ps
T673 /workspaces/repo/scratch/os_regression/clkmgr-sim-vcs/coverage/default/40.clkmgr_idle_intersig_mubi.3226886602 Feb 09 08:27:43 AM UTC 25 Feb 09 08:27:48 AM UTC 25 294647609 ps
T674 /workspaces/repo/scratch/os_regression/clkmgr-sim-vcs/coverage/default/40.clkmgr_lc_clk_byp_req_intersig_mubi.874264512 Feb 09 08:27:45 AM UTC 25 Feb 09 08:27:48 AM UTC 25 37034459 ps
T675 /workspaces/repo/scratch/os_regression/clkmgr-sim-vcs/coverage/default/40.clkmgr_lc_ctrl_intersig_mubi.3785978798 Feb 09 08:27:45 AM UTC 25 Feb 09 08:27:48 AM UTC 25 72135974 ps
T676 /workspaces/repo/scratch/os_regression/clkmgr-sim-vcs/coverage/default/40.clkmgr_frequency.1442223924 Feb 09 08:27:40 AM UTC 25 Feb 09 08:27:49 AM UTC 25 1166493092 ps
T94 /workspaces/repo/scratch/os_regression/clkmgr-sim-vcs/coverage/default/14.clkmgr_stress_all_with_rand_reset.3112514561 Feb 09 08:20:08 AM UTC 25 Feb 09 08:27:49 AM UTC 25 23414550162 ps
T677 /workspaces/repo/scratch/os_regression/clkmgr-sim-vcs/coverage/default/40.clkmgr_clk_handshake_intersig_mubi.3925463313 Feb 09 08:27:47 AM UTC 25 Feb 09 08:27:49 AM UTC 25 66544948 ps
T678 /workspaces/repo/scratch/os_regression/clkmgr-sim-vcs/coverage/default/40.clkmgr_div_intersig_mubi.1370271535 Feb 09 08:27:48 AM UTC 25 Feb 09 08:27:50 AM UTC 25 20335398 ps
T679 /workspaces/repo/scratch/os_regression/clkmgr-sim-vcs/coverage/default/40.clkmgr_regwen.3591552533 Feb 09 08:27:49 AM UTC 25 Feb 09 08:27:52 AM UTC 25 322920496 ps
T680 /workspaces/repo/scratch/os_regression/clkmgr-sim-vcs/coverage/default/40.clkmgr_alert_test.1127536677 Feb 09 08:27:50 AM UTC 25 Feb 09 08:27:53 AM UTC 25 12425437 ps
T681 /workspaces/repo/scratch/os_regression/clkmgr-sim-vcs/coverage/default/41.clkmgr_smoke.3455807738 Feb 09 08:27:50 AM UTC 25 Feb 09 08:27:53 AM UTC 25 15285656 ps
T682 /workspaces/repo/scratch/os_regression/clkmgr-sim-vcs/coverage/default/41.clkmgr_extclk.577864979 Feb 09 08:27:50 AM UTC 25 Feb 09 08:27:53 AM UTC 25 33217305 ps
T72 /workspaces/repo/scratch/os_regression/clkmgr-sim-vcs/coverage/default/4.clkmgr_stress_all_with_rand_reset.4031718209 Feb 09 08:17:14 AM UTC 25 Feb 09 08:27:53 AM UTC 25 56137148998 ps
T683 /workspaces/repo/scratch/os_regression/clkmgr-sim-vcs/coverage/default/41.clkmgr_peri.1215373118 Feb 09 08:27:53 AM UTC 25 Feb 09 08:27:56 AM UTC 25 13723482 ps
T684 /workspaces/repo/scratch/os_regression/clkmgr-sim-vcs/coverage/default/41.clkmgr_clk_status.2434057176 Feb 09 08:27:53 AM UTC 25 Feb 09 08:27:56 AM UTC 25 27319750 ps
T685 /workspaces/repo/scratch/os_regression/clkmgr-sim-vcs/coverage/default/41.clkmgr_trans.738808828 Feb 09 08:27:53 AM UTC 25 Feb 09 08:27:56 AM UTC 25 28950356 ps
T686 /workspaces/repo/scratch/os_regression/clkmgr-sim-vcs/coverage/default/41.clkmgr_idle_intersig_mubi.2718577365 Feb 09 08:27:53 AM UTC 25 Feb 09 08:27:56 AM UTC 25 74669214 ps
T687 /workspaces/repo/scratch/os_regression/clkmgr-sim-vcs/coverage/default/40.clkmgr_frequency_timeout.562108046 Feb 09 08:27:42 AM UTC 25 Feb 09 08:27:57 AM UTC 25 1582287532 ps
T688 /workspaces/repo/scratch/os_regression/clkmgr-sim-vcs/coverage/default/41.clkmgr_lc_clk_byp_req_intersig_mubi.158696631 Feb 09 08:27:57 AM UTC 25 Feb 09 08:27:59 AM UTC 25 13776450 ps
T689 /workspaces/repo/scratch/os_regression/clkmgr-sim-vcs/coverage/default/41.clkmgr_lc_ctrl_intersig_mubi.353341598 Feb 09 08:27:57 AM UTC 25 Feb 09 08:27:59 AM UTC 25 35633604 ps
T690 /workspaces/repo/scratch/os_regression/clkmgr-sim-vcs/coverage/default/41.clkmgr_clk_handshake_intersig_mubi.566859355 Feb 09 08:27:57 AM UTC 25 Feb 09 08:27:59 AM UTC 25 21053347 ps
T691 /workspaces/repo/scratch/os_regression/clkmgr-sim-vcs/coverage/default/41.clkmgr_div_intersig_mubi.1173122632 Feb 09 08:27:57 AM UTC 25 Feb 09 08:28:00 AM UTC 25 51748128 ps
T692 /workspaces/repo/scratch/os_regression/clkmgr-sim-vcs/coverage/default/41.clkmgr_alert_test.3385241118 Feb 09 08:28:00 AM UTC 25 Feb 09 08:28:03 AM UTC 25 25065246 ps
T693 /workspaces/repo/scratch/os_regression/clkmgr-sim-vcs/coverage/default/42.clkmgr_smoke.2799000889 Feb 09 08:28:00 AM UTC 25 Feb 09 08:28:03 AM UTC 25 43987728 ps
T694 /workspaces/repo/scratch/os_regression/clkmgr-sim-vcs/coverage/default/41.clkmgr_frequency.3104824863 Feb 09 08:27:51 AM UTC 25 Feb 09 08:28:05 AM UTC 25 1425480892 ps
T695 /workspaces/repo/scratch/os_regression/clkmgr-sim-vcs/coverage/default/42.clkmgr_extclk.1263595516 Feb 09 08:28:03 AM UTC 25 Feb 09 08:28:05 AM UTC 25 13407159 ps
T696 /workspaces/repo/scratch/os_regression/clkmgr-sim-vcs/coverage/default/41.clkmgr_regwen.3749210443 Feb 09 08:27:58 AM UTC 25 Feb 09 08:28:07 AM UTC 25 1041440126 ps
T697 /workspaces/repo/scratch/os_regression/clkmgr-sim-vcs/coverage/default/42.clkmgr_peri.1758939313 Feb 09 08:28:06 AM UTC 25 Feb 09 08:28:09 AM UTC 25 35877960 ps
T698 /workspaces/repo/scratch/os_regression/clkmgr-sim-vcs/coverage/default/41.clkmgr_frequency_timeout.1111276519 Feb 09 08:27:53 AM UTC 25 Feb 09 08:28:10 AM UTC 25 1592352605 ps
T699 /workspaces/repo/scratch/os_regression/clkmgr-sim-vcs/coverage/default/42.clkmgr_trans.2380943036 Feb 09 08:28:08 AM UTC 25 Feb 09 08:28:10 AM UTC 25 27385565 ps
T700 /workspaces/repo/scratch/os_regression/clkmgr-sim-vcs/coverage/default/42.clkmgr_clk_status.1883170455 Feb 09 08:28:10 AM UTC 25 Feb 09 08:28:12 AM UTC 25 32287071 ps
T701 /workspaces/repo/scratch/os_regression/clkmgr-sim-vcs/coverage/default/39.clkmgr_stress_all.3741137305 Feb 09 08:27:37 AM UTC 25 Feb 09 08:28:12 AM UTC 25 5701718878 ps
T702 /workspaces/repo/scratch/os_regression/clkmgr-sim-vcs/coverage/default/42.clkmgr_lc_ctrl_intersig_mubi.1747909676 Feb 09 08:28:11 AM UTC 25 Feb 09 08:28:13 AM UTC 25 18203512 ps
T703 /workspaces/repo/scratch/os_regression/clkmgr-sim-vcs/coverage/default/42.clkmgr_idle_intersig_mubi.3098022471 Feb 09 08:28:11 AM UTC 25 Feb 09 08:28:13 AM UTC 25 23104910 ps
T704 /workspaces/repo/scratch/os_regression/clkmgr-sim-vcs/coverage/default/42.clkmgr_lc_clk_byp_req_intersig_mubi.329839351 Feb 09 08:28:13 AM UTC 25 Feb 09 08:28:15 AM UTC 25 51395733 ps
T705 /workspaces/repo/scratch/os_regression/clkmgr-sim-vcs/coverage/default/42.clkmgr_clk_handshake_intersig_mubi.678685118 Feb 09 08:28:13 AM UTC 25 Feb 09 08:28:16 AM UTC 25 30776165 ps
T706 /workspaces/repo/scratch/os_regression/clkmgr-sim-vcs/coverage/default/41.clkmgr_stress_all.598641209 Feb 09 08:28:00 AM UTC 25 Feb 09 08:28:17 AM UTC 25 2058835461 ps
T707 /workspaces/repo/scratch/os_regression/clkmgr-sim-vcs/coverage/default/42.clkmgr_div_intersig_mubi.3862015554 Feb 09 08:28:14 AM UTC 25 Feb 09 08:28:17 AM UTC 25 165863939 ps
T708 /workspaces/repo/scratch/os_regression/clkmgr-sim-vcs/coverage/default/42.clkmgr_alert_test.1862832898 Feb 09 08:28:17 AM UTC 25 Feb 09 08:28:20 AM UTC 25 33273628 ps
T709 /workspaces/repo/scratch/os_regression/clkmgr-sim-vcs/coverage/default/43.clkmgr_smoke.3563187124 Feb 09 08:28:18 AM UTC 25 Feb 09 08:28:21 AM UTC 25 89949672 ps
T710 /workspaces/repo/scratch/os_regression/clkmgr-sim-vcs/coverage/default/42.clkmgr_frequency.1583482401 Feb 09 08:28:03 AM UTC 25 Feb 09 08:28:22 AM UTC 25 1530210366 ps
T711 /workspaces/repo/scratch/os_regression/clkmgr-sim-vcs/coverage/default/42.clkmgr_frequency_timeout.1374553984 Feb 09 08:28:06 AM UTC 25 Feb 09 08:28:23 AM UTC 25 2235445061 ps
T712 /workspaces/repo/scratch/os_regression/clkmgr-sim-vcs/coverage/default/43.clkmgr_extclk.1857393757 Feb 09 08:28:20 AM UTC 25 Feb 09 08:28:25 AM UTC 25 278901648 ps
T713 /workspaces/repo/scratch/os_regression/clkmgr-sim-vcs/coverage/default/43.clkmgr_peri.1053552133 Feb 09 08:28:24 AM UTC 25 Feb 09 08:28:26 AM UTC 25 19696173 ps
T714 /workspaces/repo/scratch/os_regression/clkmgr-sim-vcs/coverage/default/42.clkmgr_regwen.1707307218 Feb 09 08:28:14 AM UTC 25 Feb 09 08:28:26 AM UTC 25 1160387878 ps
T715 /workspaces/repo/scratch/os_regression/clkmgr-sim-vcs/coverage/default/43.clkmgr_frequency_timeout.55640858 Feb 09 08:28:23 AM UTC 25 Feb 09 08:28:27 AM UTC 25 282250078 ps
T716 /workspaces/repo/scratch/os_regression/clkmgr-sim-vcs/coverage/default/40.clkmgr_stress_all.2570077967 Feb 09 08:27:49 AM UTC 25 Feb 09 08:28:27 AM UTC 25 8584337873 ps
T717 /workspaces/repo/scratch/os_regression/clkmgr-sim-vcs/coverage/default/43.clkmgr_trans.917206181 Feb 09 08:28:26 AM UTC 25 Feb 09 08:28:29 AM UTC 25 231152116 ps
T718 /workspaces/repo/scratch/os_regression/clkmgr-sim-vcs/coverage/default/43.clkmgr_clk_status.3959495894 Feb 09 08:28:27 AM UTC 25 Feb 09 08:28:29 AM UTC 25 12900135 ps
T719 /workspaces/repo/scratch/os_regression/clkmgr-sim-vcs/coverage/default/43.clkmgr_frequency.1536714317 Feb 09 08:28:22 AM UTC 25 Feb 09 08:28:30 AM UTC 25 1103622485 ps
T720 /workspaces/repo/scratch/os_regression/clkmgr-sim-vcs/coverage/default/43.clkmgr_idle_intersig_mubi.3386462214 Feb 09 08:28:27 AM UTC 25 Feb 09 08:28:30 AM UTC 25 83707214 ps
T721 /workspaces/repo/scratch/os_regression/clkmgr-sim-vcs/coverage/default/43.clkmgr_lc_ctrl_intersig_mubi.117438548 Feb 09 08:28:28 AM UTC 25 Feb 09 08:28:31 AM UTC 25 21945078 ps
T722 /workspaces/repo/scratch/os_regression/clkmgr-sim-vcs/coverage/default/43.clkmgr_lc_clk_byp_req_intersig_mubi.2578465435 Feb 09 08:28:28 AM UTC 25 Feb 09 08:28:31 AM UTC 25 48886686 ps
T723 /workspaces/repo/scratch/os_regression/clkmgr-sim-vcs/coverage/default/43.clkmgr_clk_handshake_intersig_mubi.1183810309 Feb 09 08:28:30 AM UTC 25 Feb 09 08:28:33 AM UTC 25 21251273 ps
T724 /workspaces/repo/scratch/os_regression/clkmgr-sim-vcs/coverage/default/43.clkmgr_div_intersig_mubi.2052858339 Feb 09 08:28:30 AM UTC 25 Feb 09 08:28:33 AM UTC 25 27691841 ps
T725 /workspaces/repo/scratch/os_regression/clkmgr-sim-vcs/coverage/default/43.clkmgr_alert_test.821291921 Feb 09 08:28:32 AM UTC 25 Feb 09 08:28:34 AM UTC 25 16042015 ps
T726 /workspaces/repo/scratch/os_regression/clkmgr-sim-vcs/coverage/default/43.clkmgr_stress_all.955592709 Feb 09 08:28:32 AM UTC 25 Feb 09 08:28:34 AM UTC 25 21894719 ps
T727 /workspaces/repo/scratch/os_regression/clkmgr-sim-vcs/coverage/default/44.clkmgr_extclk.3523703284 Feb 09 08:28:34 AM UTC 25 Feb 09 08:28:36 AM UTC 25 27013787 ps
T728 /workspaces/repo/scratch/os_regression/clkmgr-sim-vcs/coverage/default/44.clkmgr_smoke.162972469 Feb 09 08:28:34 AM UTC 25 Feb 09 08:28:36 AM UTC 25 49941668 ps
T729 /workspaces/repo/scratch/os_regression/clkmgr-sim-vcs/coverage/default/43.clkmgr_regwen.3490463147 Feb 09 08:28:30 AM UTC 25 Feb 09 08:28:37 AM UTC 25 866491011 ps
T730 /workspaces/repo/scratch/os_regression/clkmgr-sim-vcs/coverage/default/44.clkmgr_peri.2697951212 Feb 09 08:28:37 AM UTC 25 Feb 09 08:28:39 AM UTC 25 18491314 ps
T731 /workspaces/repo/scratch/os_regression/clkmgr-sim-vcs/coverage/default/44.clkmgr_trans.356417047 Feb 09 08:28:37 AM UTC 25 Feb 09 08:28:40 AM UTC 25 40908172 ps
T732 /workspaces/repo/scratch/os_regression/clkmgr-sim-vcs/coverage/default/44.clkmgr_clk_status.2025089707 Feb 09 08:28:38 AM UTC 25 Feb 09 08:28:41 AM UTC 25 18296832 ps
T733 /workspaces/repo/scratch/os_regression/clkmgr-sim-vcs/coverage/default/44.clkmgr_idle_intersig_mubi.2258802029 Feb 09 08:28:40 AM UTC 25 Feb 09 08:28:43 AM UTC 25 35002400 ps
T734 /workspaces/repo/scratch/os_regression/clkmgr-sim-vcs/coverage/default/44.clkmgr_lc_ctrl_intersig_mubi.2328871206 Feb 09 08:28:40 AM UTC 25 Feb 09 08:28:43 AM UTC 25 143331349 ps
T735 /workspaces/repo/scratch/os_regression/clkmgr-sim-vcs/coverage/default/44.clkmgr_lc_clk_byp_req_intersig_mubi.3216724011 Feb 09 08:28:41 AM UTC 25 Feb 09 08:28:44 AM UTC 25 32645501 ps
T736 /workspaces/repo/scratch/os_regression/clkmgr-sim-vcs/coverage/default/44.clkmgr_clk_handshake_intersig_mubi.3058363704 Feb 09 08:28:43 AM UTC 25 Feb 09 08:28:46 AM UTC 25 23443539 ps
T737 /workspaces/repo/scratch/os_regression/clkmgr-sim-vcs/coverage/default/44.clkmgr_div_intersig_mubi.4220156130 Feb 09 08:28:44 AM UTC 25 Feb 09 08:28:47 AM UTC 25 25508064 ps
T738 /workspaces/repo/scratch/os_regression/clkmgr-sim-vcs/coverage/default/44.clkmgr_regwen.2789136028 Feb 09 08:28:45 AM UTC 25 Feb 09 08:28:47 AM UTC 25 194793935 ps
T739 /workspaces/repo/scratch/os_regression/clkmgr-sim-vcs/coverage/default/44.clkmgr_frequency.2653163601 Feb 09 08:28:35 AM UTC 25 Feb 09 08:28:48 AM UTC 25 1573770902 ps
T740 /workspaces/repo/scratch/os_regression/clkmgr-sim-vcs/coverage/default/38.clkmgr_stress_all.1167020816 Feb 09 08:27:24 AM UTC 25 Feb 09 08:28:49 AM UTC 25 8716939626 ps
T741 /workspaces/repo/scratch/os_regression/clkmgr-sim-vcs/coverage/default/44.clkmgr_alert_test.2013062138 Feb 09 08:28:48 AM UTC 25 Feb 09 08:28:50 AM UTC 25 25356872 ps
T742 /workspaces/repo/scratch/os_regression/clkmgr-sim-vcs/coverage/default/45.clkmgr_smoke.914654723 Feb 09 08:28:49 AM UTC 25 Feb 09 08:28:51 AM UTC 25 18403274 ps
T743 /workspaces/repo/scratch/os_regression/clkmgr-sim-vcs/coverage/default/44.clkmgr_frequency_timeout.1551955736 Feb 09 08:28:35 AM UTC 25 Feb 09 08:28:52 AM UTC 25 1217098221 ps
T744 /workspaces/repo/scratch/os_regression/clkmgr-sim-vcs/coverage/default/45.clkmgr_extclk.1150650099 Feb 09 08:28:50 AM UTC 25 Feb 09 08:28:53 AM UTC 25 84524343 ps
T745 /workspaces/repo/scratch/os_regression/clkmgr-sim-vcs/coverage/default/45.clkmgr_peri.1524914148 Feb 09 08:28:53 AM UTC 25 Feb 09 08:28:55 AM UTC 25 27896175 ps
T746 /workspaces/repo/scratch/os_regression/clkmgr-sim-vcs/coverage/default/45.clkmgr_trans.267978799 Feb 09 08:28:53 AM UTC 25 Feb 09 08:28:55 AM UTC 25 21809197 ps
T747 /workspaces/repo/scratch/os_regression/clkmgr-sim-vcs/coverage/default/45.clkmgr_frequency_timeout.1520943960 Feb 09 08:28:52 AM UTC 25 Feb 09 08:28:58 AM UTC 25 499618906 ps
T748 /workspaces/repo/scratch/os_regression/clkmgr-sim-vcs/coverage/default/45.clkmgr_clk_status.3402379127 Feb 09 08:28:56 AM UTC 25 Feb 09 08:28:59 AM UTC 25 17180096 ps
T749 /workspaces/repo/scratch/os_regression/clkmgr-sim-vcs/coverage/default/45.clkmgr_idle_intersig_mubi.262762635 Feb 09 08:28:56 AM UTC 25 Feb 09 08:28:59 AM UTC 25 87405512 ps
T750 /workspaces/repo/scratch/os_regression/clkmgr-sim-vcs/coverage/default/45.clkmgr_lc_ctrl_intersig_mubi.4112103898 Feb 09 08:28:58 AM UTC 25 Feb 09 08:29:01 AM UTC 25 102626963 ps
T751 /workspaces/repo/scratch/os_regression/clkmgr-sim-vcs/coverage/default/45.clkmgr_lc_clk_byp_req_intersig_mubi.2210541713 Feb 09 08:29:00 AM UTC 25 Feb 09 08:29:02 AM UTC 25 37870806 ps
T752 /workspaces/repo/scratch/os_regression/clkmgr-sim-vcs/coverage/default/45.clkmgr_clk_handshake_intersig_mubi.333165208 Feb 09 08:29:00 AM UTC 25 Feb 09 08:29:02 AM UTC 25 26364603 ps
T753 /workspaces/repo/scratch/os_regression/clkmgr-sim-vcs/coverage/default/45.clkmgr_div_intersig_mubi.3268707976 Feb 09 08:29:02 AM UTC 25 Feb 09 08:29:04 AM UTC 25 24145932 ps
T754 /workspaces/repo/scratch/os_regression/clkmgr-sim-vcs/coverage/default/45.clkmgr_frequency.3694213058 Feb 09 08:28:51 AM UTC 25 Feb 09 08:29:05 AM UTC 25 1486891458 ps
T755 /workspaces/repo/scratch/os_regression/clkmgr-sim-vcs/coverage/default/7.clkmgr_stress_all_with_rand_reset.1998567698 Feb 09 08:17:54 AM UTC 25 Feb 09 08:29:06 AM UTC 25 40541779075 ps
T756 /workspaces/repo/scratch/os_regression/clkmgr-sim-vcs/coverage/default/42.clkmgr_stress_all.340129320 Feb 09 08:28:16 AM UTC 25 Feb 09 08:29:08 AM UTC 25 4813539164 ps
T757 /workspaces/repo/scratch/os_regression/clkmgr-sim-vcs/coverage/default/45.clkmgr_alert_test.2081179659 Feb 09 08:29:06 AM UTC 25 Feb 09 08:29:08 AM UTC 25 21655875 ps
T758 /workspaces/repo/scratch/os_regression/clkmgr-sim-vcs/coverage/default/46.clkmgr_smoke.484397882 Feb 09 08:29:07 AM UTC 25 Feb 09 08:29:09 AM UTC 25 17839356 ps
T759 /workspaces/repo/scratch/os_regression/clkmgr-sim-vcs/coverage/default/45.clkmgr_regwen.3988269239 Feb 09 08:29:03 AM UTC 25 Feb 09 08:29:10 AM UTC 25 1501507613 ps
T760 /workspaces/repo/scratch/os_regression/clkmgr-sim-vcs/coverage/default/46.clkmgr_extclk.3697960535 Feb 09 08:29:08 AM UTC 25 Feb 09 08:29:11 AM UTC 25 27740180 ps
T761 /workspaces/repo/scratch/os_regression/clkmgr-sim-vcs/coverage/default/46.clkmgr_peri.3639830310 Feb 09 08:29:11 AM UTC 25 Feb 09 08:29:13 AM UTC 25 22690806 ps
T762 /workspaces/repo/scratch/os_regression/clkmgr-sim-vcs/coverage/default/46.clkmgr_trans.354009757 Feb 09 08:29:11 AM UTC 25 Feb 09 08:29:14 AM UTC 25 83032146 ps
T763 /workspaces/repo/scratch/os_regression/clkmgr-sim-vcs/coverage/default/46.clkmgr_clk_status.41850071 Feb 09 08:29:15 AM UTC 25 Feb 09 08:29:17 AM UTC 25 24750565 ps
T764 /workspaces/repo/scratch/os_regression/clkmgr-sim-vcs/coverage/default/46.clkmgr_idle_intersig_mubi.2641288652 Feb 09 08:29:16 AM UTC 25 Feb 09 08:29:20 AM UTC 25 327995824 ps
T765 /workspaces/repo/scratch/os_regression/clkmgr-sim-vcs/coverage/default/1.clkmgr_stress_all_with_rand_reset.3238474378 Feb 09 08:16:22 AM UTC 25 Feb 09 08:29:20 AM UTC 25 69663721421 ps
T766 /workspaces/repo/scratch/os_regression/clkmgr-sim-vcs/coverage/default/46.clkmgr_lc_ctrl_intersig_mubi.3006339179 Feb 09 08:29:18 AM UTC 25 Feb 09 08:29:20 AM UTC 25 14185182 ps
T767 /workspaces/repo/scratch/os_regression/clkmgr-sim-vcs/coverage/default/46.clkmgr_frequency.1097567432 Feb 09 08:29:09 AM UTC 25 Feb 09 08:29:21 AM UTC 25 677951014 ps
T768 /workspaces/repo/scratch/os_regression/clkmgr-sim-vcs/coverage/default/45.clkmgr_stress_all.823342604 Feb 09 08:29:05 AM UTC 25 Feb 09 08:29:25 AM UTC 25 2496968722 ps
T769 /workspaces/repo/scratch/os_regression/clkmgr-sim-vcs/coverage/default/46.clkmgr_lc_clk_byp_req_intersig_mubi.3462632781 Feb 09 08:29:24 AM UTC 25 Feb 09 08:29:27 AM UTC 25 30073505 ps
T770 /workspaces/repo/scratch/os_regression/clkmgr-sim-vcs/coverage/default/46.clkmgr_clk_handshake_intersig_mubi.2243851077 Feb 09 08:29:24 AM UTC 25 Feb 09 08:29:27 AM UTC 25 35720208 ps
T771 /workspaces/repo/scratch/os_regression/clkmgr-sim-vcs/coverage/default/46.clkmgr_div_intersig_mubi.1950590096 Feb 09 08:29:24 AM UTC 25 Feb 09 08:29:27 AM UTC 25 155868099 ps
T772 /workspaces/repo/scratch/os_regression/clkmgr-sim-vcs/coverage/default/46.clkmgr_frequency_timeout.645981059 Feb 09 08:29:10 AM UTC 25 Feb 09 08:29:30 AM UTC 25 2420619293 ps
T773 /workspaces/repo/scratch/os_regression/clkmgr-sim-vcs/coverage/default/46.clkmgr_alert_test.1268930089 Feb 09 08:29:28 AM UTC 25 Feb 09 08:29:30 AM UTC 25 25943927 ps
T774 /workspaces/repo/scratch/os_regression/clkmgr-sim-vcs/coverage/default/47.clkmgr_smoke.3830451798 Feb 09 08:29:28 AM UTC 25 Feb 09 08:29:30 AM UTC 25 16576425 ps
T775 /workspaces/repo/scratch/os_regression/clkmgr-sim-vcs/coverage/default/47.clkmgr_extclk.2372687153 Feb 09 08:29:29 AM UTC 25 Feb 09 08:29:32 AM UTC 25 74142389 ps
T776 /workspaces/repo/scratch/os_regression/clkmgr-sim-vcs/coverage/default/47.clkmgr_peri.3403127789 Feb 09 08:29:31 AM UTC 25 Feb 09 08:29:33 AM UTC 25 13628394 ps
T777 /workspaces/repo/scratch/os_regression/clkmgr-sim-vcs/coverage/default/47.clkmgr_trans.3041480139 Feb 09 08:29:32 AM UTC 25 Feb 09 08:29:35 AM UTC 25 31743793 ps
T8 /workspaces/repo/scratch/os_regression/clkmgr-sim-vcs/coverage/default/46.clkmgr_regwen.569863457 Feb 09 08:29:24 AM UTC 25 Feb 09 08:29:35 AM UTC 25 898851938 ps
T778 /workspaces/repo/scratch/os_regression/clkmgr-sim-vcs/coverage/default/47.clkmgr_clk_status.1120230898 Feb 09 08:29:34 AM UTC 25 Feb 09 08:29:36 AM UTC 25 15991240 ps
T779 /workspaces/repo/scratch/os_regression/clkmgr-sim-vcs/coverage/default/47.clkmgr_frequency_timeout.1172243972 Feb 09 08:29:31 AM UTC 25 Feb 09 08:29:37 AM UTC 25 630716865 ps
T780 /workspaces/repo/scratch/os_regression/clkmgr-sim-vcs/coverage/default/47.clkmgr_idle_intersig_mubi.176002132 Feb 09 08:29:35 AM UTC 25 Feb 09 08:29:38 AM UTC 25 33250461 ps
T781 /workspaces/repo/scratch/os_regression/clkmgr-sim-vcs/coverage/default/47.clkmgr_lc_ctrl_intersig_mubi.9885317 Feb 09 08:29:36 AM UTC 25 Feb 09 08:29:39 AM UTC 25 38501500 ps
T782 /workspaces/repo/scratch/os_regression/clkmgr-sim-vcs/coverage/default/47.clkmgr_lc_clk_byp_req_intersig_mubi.3135327934 Feb 09 08:29:37 AM UTC 25 Feb 09 08:29:40 AM UTC 25 38560918 ps
T783 /workspaces/repo/scratch/os_regression/clkmgr-sim-vcs/coverage/default/47.clkmgr_div_intersig_mubi.228614572 Feb 09 08:29:38 AM UTC 25 Feb 09 08:29:41 AM UTC 25 13926328 ps
T784 /workspaces/repo/scratch/os_regression/clkmgr-sim-vcs/coverage/default/47.clkmgr_frequency.3550828810 Feb 09 08:29:31 AM UTC 25 Feb 09 08:29:42 AM UTC 25 1303239610 ps
T785 /workspaces/repo/scratch/os_regression/clkmgr-sim-vcs/coverage/default/47.clkmgr_clk_handshake_intersig_mubi.2372410425 Feb 09 08:29:38 AM UTC 25 Feb 09 08:29:42 AM UTC 25 301825049 ps
T786 /workspaces/repo/scratch/os_regression/clkmgr-sim-vcs/coverage/default/47.clkmgr_alert_test.42855691 Feb 09 08:29:43 AM UTC 25 Feb 09 08:29:45 AM UTC 25 17291011 ps
T787 /workspaces/repo/scratch/os_regression/clkmgr-sim-vcs/coverage/default/48.clkmgr_smoke.1214165547 Feb 09 08:29:44 AM UTC 25 Feb 09 08:29:46 AM UTC 25 26770691 ps
T788 /workspaces/repo/scratch/os_regression/clkmgr-sim-vcs/coverage/default/47.clkmgr_regwen.2472216874 Feb 09 08:29:40 AM UTC 25 Feb 09 08:29:47 AM UTC 25 899953603 ps
T789 /workspaces/repo/scratch/os_regression/clkmgr-sim-vcs/coverage/default/48.clkmgr_extclk.3474391925 Feb 09 08:29:46 AM UTC 25 Feb 09 08:29:48 AM UTC 25 15440409 ps
T790 /workspaces/repo/scratch/os_regression/clkmgr-sim-vcs/coverage/default/44.clkmgr_stress_all.1047450017 Feb 09 08:28:48 AM UTC 25 Feb 09 08:29:50 AM UTC 25 6366459848 ps
T791 /workspaces/repo/scratch/os_regression/clkmgr-sim-vcs/coverage/default/48.clkmgr_peri.1091223485 Feb 09 08:29:49 AM UTC 25 Feb 09 08:29:52 AM UTC 25 47454266 ps
T792 /workspaces/repo/scratch/os_regression/clkmgr-sim-vcs/coverage/default/46.clkmgr_stress_all.1138384767 Feb 09 08:29:25 AM UTC 25 Feb 09 08:29:54 AM UTC 25 2873158830 ps
T793 /workspaces/repo/scratch/os_regression/clkmgr-sim-vcs/coverage/default/48.clkmgr_trans.1360490892 Feb 09 08:29:51 AM UTC 25 Feb 09 08:29:54 AM UTC 25 51707231 ps
T794 /workspaces/repo/scratch/os_regression/clkmgr-sim-vcs/coverage/default/48.clkmgr_clk_status.1546915389 Feb 09 08:29:52 AM UTC 25 Feb 09 08:29:55 AM UTC 25 51330539 ps
T795 /workspaces/repo/scratch/os_regression/clkmgr-sim-vcs/coverage/default/48.clkmgr_lc_ctrl_intersig_mubi.3493675608 Feb 09 08:29:54 AM UTC 25 Feb 09 08:29:57 AM UTC 25 26886702 ps
T796 /workspaces/repo/scratch/os_regression/clkmgr-sim-vcs/coverage/default/48.clkmgr_idle_intersig_mubi.618058543 Feb 09 08:29:54 AM UTC 25 Feb 09 08:29:57 AM UTC 25 36632602 ps
T797 /workspaces/repo/scratch/os_regression/clkmgr-sim-vcs/coverage/default/48.clkmgr_frequency.383499405 Feb 09 08:29:47 AM UTC 25 Feb 09 08:29:57 AM UTC 25 676938233 ps
T798 /workspaces/repo/scratch/os_regression/clkmgr-sim-vcs/coverage/default/48.clkmgr_lc_clk_byp_req_intersig_mubi.4007660268 Feb 09 08:29:55 AM UTC 25 Feb 09 08:29:58 AM UTC 25 19058183 ps
T799 /workspaces/repo/scratch/os_regression/clkmgr-sim-vcs/coverage/default/48.clkmgr_clk_handshake_intersig_mubi.1854383850 Feb 09 08:29:58 AM UTC 25 Feb 09 08:30:00 AM UTC 25 40369878 ps
T800 /workspaces/repo/scratch/os_regression/clkmgr-sim-vcs/coverage/default/48.clkmgr_div_intersig_mubi.1117708441 Feb 09 08:29:58 AM UTC 25 Feb 09 08:30:01 AM UTC 25 83388752 ps
T801 /workspaces/repo/scratch/os_regression/clkmgr-sim-vcs/coverage/default/48.clkmgr_alert_test.3450638227 Feb 09 08:30:01 AM UTC 25 Feb 09 08:30:03 AM UTC 25 17965477 ps
T802 /workspaces/repo/scratch/os_regression/clkmgr-sim-vcs/coverage/default/48.clkmgr_regwen.2239640084 Feb 09 08:29:59 AM UTC 25 Feb 09 08:30:05 AM UTC 25 447843756 ps
T803 /workspaces/repo/scratch/os_regression/clkmgr-sim-vcs/coverage/default/49.clkmgr_smoke.2995933898 Feb 09 08:30:04 AM UTC 25 Feb 09 08:30:06 AM UTC 25 15811503 ps