Tests
dashboard | hierarchy | modlist | groups | tests | asserts
Total Coverage Summary 
SCORELINECONDTOGGLEFSMBRANCHASSERTGROUP
97.97 98.23 96.58 99.62 96.00 96.37 100.00 99.02


Total test records in report: 1116
tests.html | tests1.html | tests2.html | tests3.html | tests4.html | tests5.html | tests6.html | tests7.html | tests8.html | tests9.html | tests10.html | tests11.html | tests12.html | tests13.html | tests14.html | tests15.html | tests16.html | tests17.html | tests18.html | tests19.html | tests20.html | tests21.html | tests22.html

T321 /workspaces/repo/scratch/os_regression_2024_08_22/pwrmgr-sim-vcs/coverage/default/13.pwrmgr_sec_cm_rstmgr_intersig_mubi.1032593139 Aug 23 11:13:15 PM UTC 24 Aug 23 11:13:20 PM UTC 24 92952816 ps
T322 /workspaces/repo/scratch/os_regression_2024_08_22/pwrmgr-sim-vcs/coverage/default/13.pwrmgr_glitch.2972944345 Aug 23 11:13:20 PM UTC 24 Aug 23 11:13:21 PM UTC 24 37442076 ps
T323 /workspaces/repo/scratch/os_regression_2024_08_22/pwrmgr-sim-vcs/coverage/default/13.pwrmgr_global_esc.2508487428 Aug 23 11:13:20 PM UTC 24 Aug 23 11:13:21 PM UTC 24 54596976 ps
T324 /workspaces/repo/scratch/os_regression_2024_08_22/pwrmgr-sim-vcs/coverage/default/13.pwrmgr_lowpower_invalid.1742591357 Aug 23 11:13:20 PM UTC 24 Aug 23 11:13:21 PM UTC 24 37509327 ps
T325 /workspaces/repo/scratch/os_regression_2024_08_22/pwrmgr-sim-vcs/coverage/default/13.pwrmgr_disable_rom_integrity_check.3495023173 Aug 23 11:13:20 PM UTC 24 Aug 23 11:13:21 PM UTC 24 62731301 ps
T326 /workspaces/repo/scratch/os_regression_2024_08_22/pwrmgr-sim-vcs/coverage/default/13.pwrmgr_escalation_timeout.3566736194 Aug 23 11:13:20 PM UTC 24 Aug 23 11:13:21 PM UTC 24 404708708 ps
T327 /workspaces/repo/scratch/os_regression_2024_08_22/pwrmgr-sim-vcs/coverage/default/13.pwrmgr_sec_cm_ctrl_config_regwen.1068994686 Aug 23 11:13:19 PM UTC 24 Aug 23 11:13:22 PM UTC 24 107003313 ps
T328 /workspaces/repo/scratch/os_regression_2024_08_22/pwrmgr-sim-vcs/coverage/default/14.pwrmgr_reset.608840860 Aug 23 11:13:20 PM UTC 24 Aug 23 11:13:22 PM UTC 24 129831991 ps
T329 /workspaces/repo/scratch/os_regression_2024_08_22/pwrmgr-sim-vcs/coverage/default/14.pwrmgr_smoke.364398126 Aug 23 11:13:20 PM UTC 24 Aug 23 11:13:22 PM UTC 24 27920567 ps
T330 /workspaces/repo/scratch/os_regression_2024_08_22/pwrmgr-sim-vcs/coverage/default/13.pwrmgr_reset_invalid.1184283477 Aug 23 11:13:20 PM UTC 24 Aug 23 11:13:22 PM UTC 24 99049299 ps
T331 /workspaces/repo/scratch/os_regression_2024_08_22/pwrmgr-sim-vcs/coverage/default/14.pwrmgr_wakeup_reset.2950911210 Aug 23 11:13:20 PM UTC 24 Aug 23 11:13:22 PM UTC 24 109736528 ps
T332 /workspaces/repo/scratch/os_regression_2024_08_22/pwrmgr-sim-vcs/coverage/default/14.pwrmgr_lowpower_wakeup_race.812707447 Aug 23 11:13:20 PM UTC 24 Aug 23 11:13:22 PM UTC 24 276852995 ps
T333 /workspaces/repo/scratch/os_regression_2024_08_22/pwrmgr-sim-vcs/coverage/default/14.pwrmgr_aborted_low_power.3740299585 Aug 23 11:13:20 PM UTC 24 Aug 23 11:13:22 PM UTC 24 33995445 ps
T334 /workspaces/repo/scratch/os_regression_2024_08_22/pwrmgr-sim-vcs/coverage/default/14.pwrmgr_sec_cm_rstmgr_intersig_mubi.3200179406 Aug 23 11:13:20 PM UTC 24 Aug 23 11:13:22 PM UTC 24 138923316 ps
T335 /workspaces/repo/scratch/os_regression_2024_08_22/pwrmgr-sim-vcs/coverage/default/13.pwrmgr_smoke.1508950576 Aug 23 11:13:10 PM UTC 24 Aug 23 11:13:22 PM UTC 24 53333194 ps
T336 /workspaces/repo/scratch/os_regression_2024_08_22/pwrmgr-sim-vcs/coverage/default/14.pwrmgr_wakeup.1796486816 Aug 23 11:13:20 PM UTC 24 Aug 23 11:13:22 PM UTC 24 272526427 ps
T337 /workspaces/repo/scratch/os_regression_2024_08_22/pwrmgr-sim-vcs/coverage/default/13.pwrmgr_stress_all.4115577557 Aug 23 11:13:20 PM UTC 24 Aug 23 11:13:22 PM UTC 24 1408963388 ps
T338 /workspaces/repo/scratch/os_regression_2024_08_22/pwrmgr-sim-vcs/coverage/default/13.pwrmgr_reset.3672391463 Aug 23 11:13:10 PM UTC 24 Aug 23 11:13:23 PM UTC 24 65096110 ps
T339 /workspaces/repo/scratch/os_regression_2024_08_22/pwrmgr-sim-vcs/coverage/default/13.pwrmgr_aborted_low_power.2979855649 Aug 23 11:13:13 PM UTC 24 Aug 23 11:13:23 PM UTC 24 93250789 ps
T340 /workspaces/repo/scratch/os_regression_2024_08_22/pwrmgr-sim-vcs/coverage/default/13.pwrmgr_lowpower_wakeup_race.1910657149 Aug 23 11:13:10 PM UTC 24 Aug 23 11:13:23 PM UTC 24 298446437 ps
T341 /workspaces/repo/scratch/os_regression_2024_08_22/pwrmgr-sim-vcs/coverage/default/13.pwrmgr_wakeup.4133820301 Aug 23 11:13:10 PM UTC 24 Aug 23 11:13:23 PM UTC 24 229033044 ps
T342 /workspaces/repo/scratch/os_regression_2024_08_22/pwrmgr-sim-vcs/coverage/default/13.pwrmgr_wakeup_reset.244978696 Aug 23 11:13:13 PM UTC 24 Aug 23 11:13:23 PM UTC 24 101692607 ps
T343 /workspaces/repo/scratch/os_regression_2024_08_22/pwrmgr-sim-vcs/coverage/default/14.pwrmgr_sec_cm_rom_ctrl_intersig_mubi.1569783492 Aug 23 11:13:20 PM UTC 24 Aug 23 11:13:24 PM UTC 24 817154817 ps
T344 /workspaces/repo/scratch/os_regression_2024_08_22/pwrmgr-sim-vcs/coverage/default/14.pwrmgr_esc_clk_rst_malfunc.2352150908 Aug 23 11:13:22 PM UTC 24 Aug 23 11:13:24 PM UTC 24 30708313 ps
T345 /workspaces/repo/scratch/os_regression_2024_08_22/pwrmgr-sim-vcs/coverage/default/14.pwrmgr_sec_cm_ctrl_config_regwen.2058467592 Aug 23 11:13:22 PM UTC 24 Aug 23 11:13:24 PM UTC 24 64936371 ps
T346 /workspaces/repo/scratch/os_regression_2024_08_22/pwrmgr-sim-vcs/coverage/default/14.pwrmgr_sec_cm_lc_ctrl_intersig_mubi.728450878 Aug 23 11:13:20 PM UTC 24 Aug 23 11:13:24 PM UTC 24 890867025 ps
T347 /workspaces/repo/scratch/os_regression_2024_08_22/pwrmgr-sim-vcs/coverage/default/13.pwrmgr_sec_cm_lc_ctrl_intersig_mubi.1967023121 Aug 23 11:13:13 PM UTC 24 Aug 23 11:13:25 PM UTC 24 820420181 ps
T348 /workspaces/repo/scratch/os_regression_2024_08_22/pwrmgr-sim-vcs/coverage/default/12.pwrmgr_stress_all.2257974553 Aug 23 11:13:10 PM UTC 24 Aug 23 11:13:25 PM UTC 24 1893685852 ps
T349 /workspaces/repo/scratch/os_regression_2024_08_22/pwrmgr-sim-vcs/coverage/default/13.pwrmgr_sec_cm_rom_ctrl_intersig_mubi.2105836107 Aug 23 11:13:13 PM UTC 24 Aug 23 11:13:25 PM UTC 24 946013378 ps
T149 /workspaces/repo/scratch/os_regression_2024_08_22/pwrmgr-sim-vcs/coverage/default/13.pwrmgr_stress_all_with_rand_reset.965773412 Aug 23 11:13:20 PM UTC 24 Aug 23 11:13:25 PM UTC 24 1448721376 ps
T88 /workspaces/repo/scratch/os_regression_2024_08_22/pwrmgr-sim-vcs/coverage/default/11.pwrmgr_stress_all_with_rand_reset.3974019281 Aug 23 11:13:09 PM UTC 24 Aug 23 11:13:28 PM UTC 24 13377083098 ps
T150 /workspaces/repo/scratch/os_regression_2024_08_22/pwrmgr-sim-vcs/coverage/default/12.pwrmgr_stress_all_with_rand_reset.4033440594 Aug 23 11:13:10 PM UTC 24 Aug 23 11:13:28 PM UTC 24 2341106510 ps
T350 /workspaces/repo/scratch/os_regression_2024_08_22/pwrmgr-sim-vcs/coverage/default/14.pwrmgr_global_esc.3208283399 Aug 23 11:13:27 PM UTC 24 Aug 23 11:13:29 PM UTC 24 20391976 ps
T351 /workspaces/repo/scratch/os_regression_2024_08_22/pwrmgr-sim-vcs/coverage/default/15.pwrmgr_sec_cm_ctrl_config_regwen.2531330013 Aug 23 11:13:27 PM UTC 24 Aug 23 11:13:30 PM UTC 24 231689921 ps
T352 /workspaces/repo/scratch/os_regression_2024_08_22/pwrmgr-sim-vcs/coverage/default/14.pwrmgr_glitch.1277380702 Aug 23 11:13:27 PM UTC 24 Aug 23 11:13:29 PM UTC 24 68523396 ps
T353 /workspaces/repo/scratch/os_regression_2024_08_22/pwrmgr-sim-vcs/coverage/default/14.pwrmgr_lowpower_invalid.48489551 Aug 23 11:13:27 PM UTC 24 Aug 23 11:13:29 PM UTC 24 45695668 ps
T354 /workspaces/repo/scratch/os_regression_2024_08_22/pwrmgr-sim-vcs/coverage/default/14.pwrmgr_escalation_timeout.834494419 Aug 23 11:13:27 PM UTC 24 Aug 23 11:13:29 PM UTC 24 113633837 ps
T355 /workspaces/repo/scratch/os_regression_2024_08_22/pwrmgr-sim-vcs/coverage/default/14.pwrmgr_reset_invalid.1117229734 Aug 23 11:13:27 PM UTC 24 Aug 23 11:13:29 PM UTC 24 146714785 ps
T356 /workspaces/repo/scratch/os_regression_2024_08_22/pwrmgr-sim-vcs/coverage/default/15.pwrmgr_smoke.147698476 Aug 23 11:13:27 PM UTC 24 Aug 23 11:13:29 PM UTC 24 38440615 ps
T357 /workspaces/repo/scratch/os_regression_2024_08_22/pwrmgr-sim-vcs/coverage/default/15.pwrmgr_lowpower_wakeup_race.541406756 Aug 23 11:13:27 PM UTC 24 Aug 23 11:13:29 PM UTC 24 38076266 ps
T358 /workspaces/repo/scratch/os_regression_2024_08_22/pwrmgr-sim-vcs/coverage/default/15.pwrmgr_esc_clk_rst_malfunc.2360797305 Aug 23 11:13:27 PM UTC 24 Aug 23 11:13:29 PM UTC 24 37369947 ps
T359 /workspaces/repo/scratch/os_regression_2024_08_22/pwrmgr-sim-vcs/coverage/default/15.pwrmgr_wakeup_reset.1499998383 Aug 23 11:13:27 PM UTC 24 Aug 23 11:13:29 PM UTC 24 81428005 ps
T360 /workspaces/repo/scratch/os_regression_2024_08_22/pwrmgr-sim-vcs/coverage/default/15.pwrmgr_wakeup.3081221347 Aug 23 11:13:27 PM UTC 24 Aug 23 11:13:29 PM UTC 24 135001600 ps
T361 /workspaces/repo/scratch/os_regression_2024_08_22/pwrmgr-sim-vcs/coverage/default/15.pwrmgr_sec_cm_rstmgr_intersig_mubi.1193265280 Aug 23 11:13:27 PM UTC 24 Aug 23 11:13:29 PM UTC 24 66560303 ps
T362 /workspaces/repo/scratch/os_regression_2024_08_22/pwrmgr-sim-vcs/coverage/default/15.pwrmgr_reset.2338072530 Aug 23 11:13:27 PM UTC 24 Aug 23 11:13:29 PM UTC 24 132713905 ps
T363 /workspaces/repo/scratch/os_regression_2024_08_22/pwrmgr-sim-vcs/coverage/default/15.pwrmgr_aborted_low_power.1664928311 Aug 23 11:13:27 PM UTC 24 Aug 23 11:13:30 PM UTC 24 25672634 ps
T364 /workspaces/repo/scratch/os_regression_2024_08_22/pwrmgr-sim-vcs/coverage/default/15.pwrmgr_global_esc.1087328962 Aug 23 11:13:27 PM UTC 24 Aug 23 11:13:30 PM UTC 24 64677880 ps
T365 /workspaces/repo/scratch/os_regression_2024_08_22/pwrmgr-sim-vcs/coverage/default/15.pwrmgr_glitch.122524674 Aug 23 11:13:27 PM UTC 24 Aug 23 11:13:30 PM UTC 24 29627410 ps
T366 /workspaces/repo/scratch/os_regression_2024_08_22/pwrmgr-sim-vcs/coverage/default/15.pwrmgr_lowpower_invalid.3101401361 Aug 23 11:13:27 PM UTC 24 Aug 23 11:13:30 PM UTC 24 161944053 ps
T367 /workspaces/repo/scratch/os_regression_2024_08_22/pwrmgr-sim-vcs/coverage/default/15.pwrmgr_disable_rom_integrity_check.3109384452 Aug 23 11:13:27 PM UTC 24 Aug 23 11:13:30 PM UTC 24 50923413 ps
T368 /workspaces/repo/scratch/os_regression_2024_08_22/pwrmgr-sim-vcs/coverage/default/15.pwrmgr_reset_invalid.594948422 Aug 23 11:13:27 PM UTC 24 Aug 23 11:13:30 PM UTC 24 589420522 ps
T369 /workspaces/repo/scratch/os_regression_2024_08_22/pwrmgr-sim-vcs/coverage/default/15.pwrmgr_escalation_timeout.1418587736 Aug 23 11:13:27 PM UTC 24 Aug 23 11:13:30 PM UTC 24 211469722 ps
T370 /workspaces/repo/scratch/os_regression_2024_08_22/pwrmgr-sim-vcs/coverage/default/15.pwrmgr_sec_cm_rom_ctrl_intersig_mubi.1650791603 Aug 23 11:13:27 PM UTC 24 Aug 23 11:13:31 PM UTC 24 1027904374 ps
T371 /workspaces/repo/scratch/os_regression_2024_08_22/pwrmgr-sim-vcs/coverage/default/15.pwrmgr_sec_cm_lc_ctrl_intersig_mubi.3516109424 Aug 23 11:13:27 PM UTC 24 Aug 23 11:13:32 PM UTC 24 848604187 ps
T372 /workspaces/repo/scratch/os_regression_2024_08_22/pwrmgr-sim-vcs/coverage/default/14.pwrmgr_stress_all.3462257799 Aug 23 11:13:27 PM UTC 24 Aug 23 11:13:33 PM UTC 24 2398937468 ps
T373 /workspaces/repo/scratch/os_regression_2024_08_22/pwrmgr-sim-vcs/coverage/default/16.pwrmgr_smoke.1998870249 Aug 23 11:13:33 PM UTC 24 Aug 23 11:13:35 PM UTC 24 40339820 ps
T374 /workspaces/repo/scratch/os_regression_2024_08_22/pwrmgr-sim-vcs/coverage/default/16.pwrmgr_reset.2216275394 Aug 23 11:13:33 PM UTC 24 Aug 23 11:13:35 PM UTC 24 84309429 ps
T375 /workspaces/repo/scratch/os_regression_2024_08_22/pwrmgr-sim-vcs/coverage/default/19.pwrmgr_glitch.2016519877 Aug 23 11:13:48 PM UTC 24 Aug 23 11:13:50 PM UTC 24 54387013 ps
T376 /workspaces/repo/scratch/os_regression_2024_08_22/pwrmgr-sim-vcs/coverage/default/16.pwrmgr_aborted_low_power.950615775 Aug 23 11:13:33 PM UTC 24 Aug 23 11:13:35 PM UTC 24 26169934 ps
T377 /workspaces/repo/scratch/os_regression_2024_08_22/pwrmgr-sim-vcs/coverage/default/16.pwrmgr_global_esc.3242507772 Aug 23 11:13:33 PM UTC 24 Aug 23 11:13:35 PM UTC 24 80819470 ps
T378 /workspaces/repo/scratch/os_regression_2024_08_22/pwrmgr-sim-vcs/coverage/default/16.pwrmgr_wakeup.449907263 Aug 23 11:13:33 PM UTC 24 Aug 23 11:13:35 PM UTC 24 271400059 ps
T379 /workspaces/repo/scratch/os_regression_2024_08_22/pwrmgr-sim-vcs/coverage/default/16.pwrmgr_lowpower_wakeup_race.4278317796 Aug 23 11:13:33 PM UTC 24 Aug 23 11:13:35 PM UTC 24 349927415 ps
T380 /workspaces/repo/scratch/os_regression_2024_08_22/pwrmgr-sim-vcs/coverage/default/16.pwrmgr_escalation_timeout.55700395 Aug 23 11:13:33 PM UTC 24 Aug 23 11:13:35 PM UTC 24 387125478 ps
T381 /workspaces/repo/scratch/os_regression_2024_08_22/pwrmgr-sim-vcs/coverage/default/16.pwrmgr_glitch.1767721658 Aug 23 11:13:33 PM UTC 24 Aug 23 11:13:35 PM UTC 24 90686074 ps
T382 /workspaces/repo/scratch/os_regression_2024_08_22/pwrmgr-sim-vcs/coverage/default/19.pwrmgr_lowpower_invalid.140337740 Aug 23 11:13:48 PM UTC 24 Aug 23 11:13:50 PM UTC 24 83979898 ps
T383 /workspaces/repo/scratch/os_regression_2024_08_22/pwrmgr-sim-vcs/coverage/default/16.pwrmgr_esc_clk_rst_malfunc.2371050300 Aug 23 11:13:33 PM UTC 24 Aug 23 11:13:35 PM UTC 24 30075500 ps
T384 /workspaces/repo/scratch/os_regression_2024_08_22/pwrmgr-sim-vcs/coverage/default/19.pwrmgr_wakeup.3209361573 Aug 23 11:13:48 PM UTC 24 Aug 23 11:13:50 PM UTC 24 240311245 ps
T385 /workspaces/repo/scratch/os_regression_2024_08_22/pwrmgr-sim-vcs/coverage/default/17.pwrmgr_smoke.2936192954 Aug 23 11:13:33 PM UTC 24 Aug 23 11:13:36 PM UTC 24 31064814 ps
T386 /workspaces/repo/scratch/os_regression_2024_08_22/pwrmgr-sim-vcs/coverage/default/16.pwrmgr_lowpower_invalid.1318108643 Aug 23 11:13:33 PM UTC 24 Aug 23 11:13:36 PM UTC 24 57050030 ps
T387 /workspaces/repo/scratch/os_regression_2024_08_22/pwrmgr-sim-vcs/coverage/default/17.pwrmgr_reset.4223671311 Aug 23 11:13:33 PM UTC 24 Aug 23 11:13:36 PM UTC 24 29879170 ps
T388 /workspaces/repo/scratch/os_regression_2024_08_22/pwrmgr-sim-vcs/coverage/default/16.pwrmgr_reset_invalid.2736718199 Aug 23 11:13:33 PM UTC 24 Aug 23 11:13:36 PM UTC 24 243936457 ps
T389 /workspaces/repo/scratch/os_regression_2024_08_22/pwrmgr-sim-vcs/coverage/default/16.pwrmgr_sec_cm_rstmgr_intersig_mubi.3958917036 Aug 23 11:13:33 PM UTC 24 Aug 23 11:13:36 PM UTC 24 87420364 ps
T390 /workspaces/repo/scratch/os_regression_2024_08_22/pwrmgr-sim-vcs/coverage/default/20.pwrmgr_smoke.1836894317 Aug 23 11:13:48 PM UTC 24 Aug 23 11:13:50 PM UTC 24 28790973 ps
T391 /workspaces/repo/scratch/os_regression_2024_08_22/pwrmgr-sim-vcs/coverage/default/16.pwrmgr_wakeup_reset.3782367972 Aug 23 11:13:33 PM UTC 24 Aug 23 11:13:36 PM UTC 24 463681094 ps
T392 /workspaces/repo/scratch/os_regression_2024_08_22/pwrmgr-sim-vcs/coverage/default/17.pwrmgr_aborted_low_power.884783370 Aug 23 11:13:33 PM UTC 24 Aug 23 11:13:36 PM UTC 24 27244583 ps
T393 /workspaces/repo/scratch/os_regression_2024_08_22/pwrmgr-sim-vcs/coverage/default/16.pwrmgr_disable_rom_integrity_check.4196273746 Aug 23 11:13:33 PM UTC 24 Aug 23 11:13:36 PM UTC 24 66244965 ps
T394 /workspaces/repo/scratch/os_regression_2024_08_22/pwrmgr-sim-vcs/coverage/default/16.pwrmgr_sec_cm_ctrl_config_regwen.3127275172 Aug 23 11:13:33 PM UTC 24 Aug 23 11:13:36 PM UTC 24 226535440 ps
T395 /workspaces/repo/scratch/os_regression_2024_08_22/pwrmgr-sim-vcs/coverage/default/17.pwrmgr_lowpower_wakeup_race.1670565728 Aug 23 11:13:33 PM UTC 24 Aug 23 11:13:36 PM UTC 24 220857294 ps
T396 /workspaces/repo/scratch/os_regression_2024_08_22/pwrmgr-sim-vcs/coverage/default/17.pwrmgr_wakeup.1630510315 Aug 23 11:13:33 PM UTC 24 Aug 23 11:13:36 PM UTC 24 141619391 ps
T397 /workspaces/repo/scratch/os_regression_2024_08_22/pwrmgr-sim-vcs/coverage/default/17.pwrmgr_wakeup_reset.3848704313 Aug 23 11:13:33 PM UTC 24 Aug 23 11:13:37 PM UTC 24 340346106 ps
T398 /workspaces/repo/scratch/os_regression_2024_08_22/pwrmgr-sim-vcs/coverage/default/16.pwrmgr_sec_cm_rom_ctrl_intersig_mubi.3313913851 Aug 23 11:13:33 PM UTC 24 Aug 23 11:13:37 PM UTC 24 1374737834 ps
T399 /workspaces/repo/scratch/os_regression_2024_08_22/pwrmgr-sim-vcs/coverage/default/17.pwrmgr_esc_clk_rst_malfunc.2208481550 Aug 23 11:13:35 PM UTC 24 Aug 23 11:13:37 PM UTC 24 77417053 ps
T400 /workspaces/repo/scratch/os_regression_2024_08_22/pwrmgr-sim-vcs/coverage/default/17.pwrmgr_sec_cm_rstmgr_intersig_mubi.521169072 Aug 23 11:13:35 PM UTC 24 Aug 23 11:13:37 PM UTC 24 353523650 ps
T401 /workspaces/repo/scratch/os_regression_2024_08_22/pwrmgr-sim-vcs/coverage/default/16.pwrmgr_sec_cm_lc_ctrl_intersig_mubi.793703966 Aug 23 11:13:33 PM UTC 24 Aug 23 11:13:38 PM UTC 24 833684561 ps
T402 /workspaces/repo/scratch/os_regression_2024_08_22/pwrmgr-sim-vcs/coverage/default/16.pwrmgr_stress_all.3928104908 Aug 23 11:13:33 PM UTC 24 Aug 23 11:13:38 PM UTC 24 3364885156 ps
T403 /workspaces/repo/scratch/os_regression_2024_08_22/pwrmgr-sim-vcs/coverage/default/17.pwrmgr_sec_cm_lc_ctrl_intersig_mubi.353917189 Aug 23 11:13:35 PM UTC 24 Aug 23 11:13:39 PM UTC 24 841244017 ps
T404 /workspaces/repo/scratch/os_regression_2024_08_22/pwrmgr-sim-vcs/coverage/default/17.pwrmgr_sec_cm_rom_ctrl_intersig_mubi.1716887145 Aug 23 11:13:35 PM UTC 24 Aug 23 11:13:39 PM UTC 24 815647871 ps
T151 /workspaces/repo/scratch/os_regression_2024_08_22/pwrmgr-sim-vcs/coverage/default/15.pwrmgr_stress_all_with_rand_reset.1540398672 Aug 23 11:13:27 PM UTC 24 Aug 23 11:13:40 PM UTC 24 3379348779 ps
T152 /workspaces/repo/scratch/os_regression_2024_08_22/pwrmgr-sim-vcs/coverage/default/16.pwrmgr_stress_all_with_rand_reset.1699811796 Aug 23 11:13:33 PM UTC 24 Aug 23 11:13:40 PM UTC 24 3824328501 ps
T153 /workspaces/repo/scratch/os_regression_2024_08_22/pwrmgr-sim-vcs/coverage/default/14.pwrmgr_stress_all_with_rand_reset.4120084734 Aug 23 11:13:27 PM UTC 24 Aug 23 11:13:40 PM UTC 24 3520989043 ps
T405 /workspaces/repo/scratch/os_regression_2024_08_22/pwrmgr-sim-vcs/coverage/default/15.pwrmgr_stress_all.2630200111 Aug 23 11:13:33 PM UTC 24 Aug 23 11:13:40 PM UTC 24 2016389155 ps
T406 /workspaces/repo/scratch/os_regression_2024_08_22/pwrmgr-sim-vcs/coverage/default/17.pwrmgr_global_esc.1924306657 Aug 23 11:13:40 PM UTC 24 Aug 23 11:13:42 PM UTC 24 41351467 ps
T407 /workspaces/repo/scratch/os_regression_2024_08_22/pwrmgr-sim-vcs/coverage/default/17.pwrmgr_sec_cm_ctrl_config_regwen.1514972771 Aug 23 11:13:40 PM UTC 24 Aug 23 11:13:42 PM UTC 24 81154050 ps
T408 /workspaces/repo/scratch/os_regression_2024_08_22/pwrmgr-sim-vcs/coverage/default/17.pwrmgr_glitch.1749412309 Aug 23 11:13:41 PM UTC 24 Aug 23 11:13:42 PM UTC 24 75076087 ps
T409 /workspaces/repo/scratch/os_regression_2024_08_22/pwrmgr-sim-vcs/coverage/default/17.pwrmgr_disable_rom_integrity_check.3617006179 Aug 23 11:13:41 PM UTC 24 Aug 23 11:13:42 PM UTC 24 103658276 ps
T410 /workspaces/repo/scratch/os_regression_2024_08_22/pwrmgr-sim-vcs/coverage/default/18.pwrmgr_smoke.3960646692 Aug 23 11:13:41 PM UTC 24 Aug 23 11:13:42 PM UTC 24 67789556 ps
T411 /workspaces/repo/scratch/os_regression_2024_08_22/pwrmgr-sim-vcs/coverage/default/17.pwrmgr_lowpower_invalid.1685567582 Aug 23 11:13:41 PM UTC 24 Aug 23 11:13:42 PM UTC 24 37617730 ps
T412 /workspaces/repo/scratch/os_regression_2024_08_22/pwrmgr-sim-vcs/coverage/default/17.pwrmgr_escalation_timeout.3095992210 Aug 23 11:13:40 PM UTC 24 Aug 23 11:13:42 PM UTC 24 107334633 ps
T413 /workspaces/repo/scratch/os_regression_2024_08_22/pwrmgr-sim-vcs/coverage/default/17.pwrmgr_reset_invalid.1365276501 Aug 23 11:13:41 PM UTC 24 Aug 23 11:13:43 PM UTC 24 102996249 ps
T414 /workspaces/repo/scratch/os_regression_2024_08_22/pwrmgr-sim-vcs/coverage/default/18.pwrmgr_global_esc.3925181431 Aug 23 11:13:41 PM UTC 24 Aug 23 11:13:43 PM UTC 24 51171215 ps
T415 /workspaces/repo/scratch/os_regression_2024_08_22/pwrmgr-sim-vcs/coverage/default/18.pwrmgr_glitch.1271189857 Aug 23 11:13:41 PM UTC 24 Aug 23 11:13:43 PM UTC 24 23899468 ps
T416 /workspaces/repo/scratch/os_regression_2024_08_22/pwrmgr-sim-vcs/coverage/default/18.pwrmgr_aborted_low_power.2702494674 Aug 23 11:13:41 PM UTC 24 Aug 23 11:13:43 PM UTC 24 26637801 ps
T417 /workspaces/repo/scratch/os_regression_2024_08_22/pwrmgr-sim-vcs/coverage/default/18.pwrmgr_reset.1358860179 Aug 23 11:13:41 PM UTC 24 Aug 23 11:13:43 PM UTC 24 93016668 ps
T418 /workspaces/repo/scratch/os_regression_2024_08_22/pwrmgr-sim-vcs/coverage/default/19.pwrmgr_global_esc.3987971193 Aug 23 11:13:48 PM UTC 24 Aug 23 11:13:50 PM UTC 24 37172321 ps
T419 /workspaces/repo/scratch/os_regression_2024_08_22/pwrmgr-sim-vcs/coverage/default/19.pwrmgr_sec_cm_rstmgr_intersig_mubi.3302510612 Aug 23 11:13:48 PM UTC 24 Aug 23 11:13:50 PM UTC 24 200073505 ps
T420 /workspaces/repo/scratch/os_regression_2024_08_22/pwrmgr-sim-vcs/coverage/default/18.pwrmgr_wakeup.3362156472 Aug 23 11:13:41 PM UTC 24 Aug 23 11:13:43 PM UTC 24 157065511 ps
T421 /workspaces/repo/scratch/os_regression_2024_08_22/pwrmgr-sim-vcs/coverage/default/19.pwrmgr_lowpower_wakeup_race.3316621162 Aug 23 11:13:48 PM UTC 24 Aug 23 11:13:50 PM UTC 24 210813439 ps
T422 /workspaces/repo/scratch/os_regression_2024_08_22/pwrmgr-sim-vcs/coverage/default/18.pwrmgr_sec_cm_ctrl_config_regwen.1612263797 Aug 23 11:13:41 PM UTC 24 Aug 23 11:13:43 PM UTC 24 59572914 ps
T423 /workspaces/repo/scratch/os_regression_2024_08_22/pwrmgr-sim-vcs/coverage/default/18.pwrmgr_lowpower_wakeup_race.1113943349 Aug 23 11:13:41 PM UTC 24 Aug 23 11:13:43 PM UTC 24 165537862 ps
T424 /workspaces/repo/scratch/os_regression_2024_08_22/pwrmgr-sim-vcs/coverage/default/18.pwrmgr_esc_clk_rst_malfunc.2334931619 Aug 23 11:13:41 PM UTC 24 Aug 23 11:13:43 PM UTC 24 37441153 ps
T425 /workspaces/repo/scratch/os_regression_2024_08_22/pwrmgr-sim-vcs/coverage/default/18.pwrmgr_reset_invalid.4193193181 Aug 23 11:13:41 PM UTC 24 Aug 23 11:13:43 PM UTC 24 218692517 ps
T426 /workspaces/repo/scratch/os_regression_2024_08_22/pwrmgr-sim-vcs/coverage/default/18.pwrmgr_disable_rom_integrity_check.3696062756 Aug 23 11:13:41 PM UTC 24 Aug 23 11:13:43 PM UTC 24 65804055 ps
T427 /workspaces/repo/scratch/os_regression_2024_08_22/pwrmgr-sim-vcs/coverage/default/18.pwrmgr_sec_cm_rstmgr_intersig_mubi.2093988038 Aug 23 11:13:41 PM UTC 24 Aug 23 11:13:43 PM UTC 24 124512694 ps
T428 /workspaces/repo/scratch/os_regression_2024_08_22/pwrmgr-sim-vcs/coverage/default/18.pwrmgr_wakeup_reset.2383104971 Aug 23 11:13:41 PM UTC 24 Aug 23 11:13:43 PM UTC 24 475973487 ps
T429 /workspaces/repo/scratch/os_regression_2024_08_22/pwrmgr-sim-vcs/coverage/default/18.pwrmgr_lowpower_invalid.3399733901 Aug 23 11:13:41 PM UTC 24 Aug 23 11:13:43 PM UTC 24 44160209 ps
T430 /workspaces/repo/scratch/os_regression_2024_08_22/pwrmgr-sim-vcs/coverage/default/18.pwrmgr_escalation_timeout.2240929179 Aug 23 11:13:41 PM UTC 24 Aug 23 11:13:43 PM UTC 24 253963645 ps
T431 /workspaces/repo/scratch/os_regression_2024_08_22/pwrmgr-sim-vcs/coverage/default/18.pwrmgr_sec_cm_lc_ctrl_intersig_mubi.1854251343 Aug 23 11:13:41 PM UTC 24 Aug 23 11:13:44 PM UTC 24 1259179620 ps
T432 /workspaces/repo/scratch/os_regression_2024_08_22/pwrmgr-sim-vcs/coverage/default/18.pwrmgr_sec_cm_rom_ctrl_intersig_mubi.3049993614 Aug 23 11:13:41 PM UTC 24 Aug 23 11:13:44 PM UTC 24 1179852586 ps
T433 /workspaces/repo/scratch/os_regression_2024_08_22/pwrmgr-sim-vcs/coverage/default/17.pwrmgr_stress_all.747564306 Aug 23 11:13:41 PM UTC 24 Aug 23 11:13:44 PM UTC 24 1854385381 ps
T154 /workspaces/repo/scratch/os_regression_2024_08_22/pwrmgr-sim-vcs/coverage/default/18.pwrmgr_stress_all_with_rand_reset.1925014453 Aug 23 11:13:41 PM UTC 24 Aug 23 11:13:48 PM UTC 24 2997239403 ps
T434 /workspaces/repo/scratch/os_regression_2024_08_22/pwrmgr-sim-vcs/coverage/default/19.pwrmgr_smoke.729370785 Aug 23 11:13:48 PM UTC 24 Aug 23 11:13:49 PM UTC 24 48065500 ps
T435 /workspaces/repo/scratch/os_regression_2024_08_22/pwrmgr-sim-vcs/coverage/default/19.pwrmgr_reset.2670204003 Aug 23 11:13:48 PM UTC 24 Aug 23 11:13:50 PM UTC 24 73336376 ps
T436 /workspaces/repo/scratch/os_regression_2024_08_22/pwrmgr-sim-vcs/coverage/default/19.pwrmgr_esc_clk_rst_malfunc.263207767 Aug 23 11:13:48 PM UTC 24 Aug 23 11:13:50 PM UTC 24 49040484 ps
T437 /workspaces/repo/scratch/os_regression_2024_08_22/pwrmgr-sim-vcs/coverage/default/19.pwrmgr_reset_invalid.6082149 Aug 23 11:13:48 PM UTC 24 Aug 23 11:13:50 PM UTC 24 101423632 ps
T438 /workspaces/repo/scratch/os_regression_2024_08_22/pwrmgr-sim-vcs/coverage/default/19.pwrmgr_aborted_low_power.1134629963 Aug 23 11:13:48 PM UTC 24 Aug 23 11:13:50 PM UTC 24 51726126 ps
T439 /workspaces/repo/scratch/os_regression_2024_08_22/pwrmgr-sim-vcs/coverage/default/19.pwrmgr_wakeup_reset.368969837 Aug 23 11:13:48 PM UTC 24 Aug 23 11:13:50 PM UTC 24 79995452 ps
T440 /workspaces/repo/scratch/os_regression_2024_08_22/pwrmgr-sim-vcs/coverage/default/19.pwrmgr_escalation_timeout.4292986910 Aug 23 11:13:48 PM UTC 24 Aug 23 11:13:50 PM UTC 24 361411173 ps
T441 /workspaces/repo/scratch/os_regression_2024_08_22/pwrmgr-sim-vcs/coverage/default/19.pwrmgr_disable_rom_integrity_check.1867064426 Aug 23 11:13:48 PM UTC 24 Aug 23 11:13:50 PM UTC 24 73084673 ps
T442 /workspaces/repo/scratch/os_regression_2024_08_22/pwrmgr-sim-vcs/coverage/default/19.pwrmgr_sec_cm_ctrl_config_regwen.1509022018 Aug 23 11:13:48 PM UTC 24 Aug 23 11:13:50 PM UTC 24 243260094 ps
T443 /workspaces/repo/scratch/os_regression_2024_08_22/pwrmgr-sim-vcs/coverage/default/20.pwrmgr_aborted_low_power.3495722407 Aug 23 11:13:48 PM UTC 24 Aug 23 11:13:50 PM UTC 24 33468855 ps
T444 /workspaces/repo/scratch/os_regression_2024_08_22/pwrmgr-sim-vcs/coverage/default/20.pwrmgr_lowpower_wakeup_race.3088039474 Aug 23 11:13:48 PM UTC 24 Aug 23 11:13:50 PM UTC 24 140135457 ps
T445 /workspaces/repo/scratch/os_regression_2024_08_22/pwrmgr-sim-vcs/coverage/default/20.pwrmgr_wakeup.1903695666 Aug 23 11:13:48 PM UTC 24 Aug 23 11:13:50 PM UTC 24 420987261 ps
T446 /workspaces/repo/scratch/os_regression_2024_08_22/pwrmgr-sim-vcs/coverage/default/20.pwrmgr_reset.2737673903 Aug 23 11:13:48 PM UTC 24 Aug 23 11:13:50 PM UTC 24 100538620 ps
T447 /workspaces/repo/scratch/os_regression_2024_08_22/pwrmgr-sim-vcs/coverage/default/20.pwrmgr_wakeup_reset.3240300400 Aug 23 11:13:48 PM UTC 24 Aug 23 11:13:50 PM UTC 24 252100691 ps
T448 /workspaces/repo/scratch/os_regression_2024_08_22/pwrmgr-sim-vcs/coverage/default/20.pwrmgr_sec_cm_rstmgr_intersig_mubi.3394994536 Aug 23 11:13:48 PM UTC 24 Aug 23 11:13:50 PM UTC 24 118620612 ps
T449 /workspaces/repo/scratch/os_regression_2024_08_22/pwrmgr-sim-vcs/coverage/default/19.pwrmgr_stress_all.3527511115 Aug 23 11:13:48 PM UTC 24 Aug 23 11:13:51 PM UTC 24 476878288 ps
T450 /workspaces/repo/scratch/os_regression_2024_08_22/pwrmgr-sim-vcs/coverage/default/19.pwrmgr_sec_cm_lc_ctrl_intersig_mubi.2662774771 Aug 23 11:13:48 PM UTC 24 Aug 23 11:13:51 PM UTC 24 1115773628 ps
T451 /workspaces/repo/scratch/os_regression_2024_08_22/pwrmgr-sim-vcs/coverage/default/20.pwrmgr_esc_clk_rst_malfunc.3774541910 Aug 23 11:13:50 PM UTC 24 Aug 23 11:13:51 PM UTC 24 32098219 ps
T452 /workspaces/repo/scratch/os_regression_2024_08_22/pwrmgr-sim-vcs/coverage/default/18.pwrmgr_stress_all.1757467603 Aug 23 11:13:48 PM UTC 24 Aug 23 11:13:51 PM UTC 24 1738444211 ps
T453 /workspaces/repo/scratch/os_regression_2024_08_22/pwrmgr-sim-vcs/coverage/default/20.pwrmgr_sec_cm_rom_ctrl_intersig_mubi.3831569576 Aug 23 11:13:48 PM UTC 24 Aug 23 11:13:51 PM UTC 24 1015393768 ps
T454 /workspaces/repo/scratch/os_regression_2024_08_22/pwrmgr-sim-vcs/coverage/default/20.pwrmgr_sec_cm_ctrl_config_regwen.985706224 Aug 23 11:13:50 PM UTC 24 Aug 23 11:13:52 PM UTC 24 106279723 ps
T455 /workspaces/repo/scratch/os_regression_2024_08_22/pwrmgr-sim-vcs/coverage/default/19.pwrmgr_stress_all_with_rand_reset.3030683905 Aug 23 11:13:48 PM UTC 24 Aug 23 11:13:52 PM UTC 24 779794400 ps
T456 /workspaces/repo/scratch/os_regression_2024_08_22/pwrmgr-sim-vcs/coverage/default/19.pwrmgr_sec_cm_rom_ctrl_intersig_mubi.996061089 Aug 23 11:13:48 PM UTC 24 Aug 23 11:13:52 PM UTC 24 880717068 ps
T457 /workspaces/repo/scratch/os_regression_2024_08_22/pwrmgr-sim-vcs/coverage/default/20.pwrmgr_sec_cm_lc_ctrl_intersig_mubi.934175608 Aug 23 11:13:48 PM UTC 24 Aug 23 11:13:52 PM UTC 24 724638936 ps
T458 /workspaces/repo/scratch/os_regression_2024_08_22/pwrmgr-sim-vcs/coverage/default/17.pwrmgr_stress_all_with_rand_reset.3751596564 Aug 23 11:13:41 PM UTC 24 Aug 23 11:13:55 PM UTC 24 3416826497 ps
T459 /workspaces/repo/scratch/os_regression_2024_08_22/pwrmgr-sim-vcs/coverage/default/20.pwrmgr_global_esc.1035668578 Aug 23 11:13:57 PM UTC 24 Aug 23 11:13:58 PM UTC 24 52363324 ps
T460 /workspaces/repo/scratch/os_regression_2024_08_22/pwrmgr-sim-vcs/coverage/default/20.pwrmgr_glitch.3609921723 Aug 23 11:13:57 PM UTC 24 Aug 23 11:13:58 PM UTC 24 46229413 ps
T461 /workspaces/repo/scratch/os_regression_2024_08_22/pwrmgr-sim-vcs/coverage/default/24.pwrmgr_smoke.1467439009 Aug 23 11:14:15 PM UTC 24 Aug 23 11:14:17 PM UTC 24 132703268 ps
T462 /workspaces/repo/scratch/os_regression_2024_08_22/pwrmgr-sim-vcs/coverage/default/20.pwrmgr_escalation_timeout.589623642 Aug 23 11:13:57 PM UTC 24 Aug 23 11:13:59 PM UTC 24 396280139 ps
T463 /workspaces/repo/scratch/os_regression_2024_08_22/pwrmgr-sim-vcs/coverage/default/20.pwrmgr_lowpower_invalid.1553195943 Aug 23 11:13:57 PM UTC 24 Aug 23 11:13:59 PM UTC 24 52974500 ps
T464 /workspaces/repo/scratch/os_regression_2024_08_22/pwrmgr-sim-vcs/coverage/default/21.pwrmgr_smoke.3415233341 Aug 23 11:13:57 PM UTC 24 Aug 23 11:13:59 PM UTC 24 127787098 ps
T465 /workspaces/repo/scratch/os_regression_2024_08_22/pwrmgr-sim-vcs/coverage/default/22.pwrmgr_stress_all.2889358349 Aug 23 11:14:05 PM UTC 24 Aug 23 11:14:11 PM UTC 24 2354126264 ps
T466 /workspaces/repo/scratch/os_regression_2024_08_22/pwrmgr-sim-vcs/coverage/default/20.pwrmgr_disable_rom_integrity_check.1037305925 Aug 23 11:13:57 PM UTC 24 Aug 23 11:13:59 PM UTC 24 68660970 ps
T467 /workspaces/repo/scratch/os_regression_2024_08_22/pwrmgr-sim-vcs/coverage/default/20.pwrmgr_reset_invalid.2802944264 Aug 23 11:13:57 PM UTC 24 Aug 23 11:13:59 PM UTC 24 113900839 ps
T468 /workspaces/repo/scratch/os_regression_2024_08_22/pwrmgr-sim-vcs/coverage/default/21.pwrmgr_glitch.1371503222 Aug 23 11:13:57 PM UTC 24 Aug 23 11:13:59 PM UTC 24 38735924 ps
T469 /workspaces/repo/scratch/os_regression_2024_08_22/pwrmgr-sim-vcs/coverage/default/22.pwrmgr_sec_cm_lc_ctrl_intersig_mubi.319159869 Aug 23 11:14:05 PM UTC 24 Aug 23 11:14:08 PM UTC 24 946232419 ps
T470 /workspaces/repo/scratch/os_regression_2024_08_22/pwrmgr-sim-vcs/coverage/default/21.pwrmgr_aborted_low_power.1826118987 Aug 23 11:13:57 PM UTC 24 Aug 23 11:13:59 PM UTC 24 20892382 ps
T471 /workspaces/repo/scratch/os_regression_2024_08_22/pwrmgr-sim-vcs/coverage/default/21.pwrmgr_reset.680613078 Aug 23 11:13:57 PM UTC 24 Aug 23 11:13:59 PM UTC 24 74465236 ps
T472 /workspaces/repo/scratch/os_regression_2024_08_22/pwrmgr-sim-vcs/coverage/default/21.pwrmgr_esc_clk_rst_malfunc.626334995 Aug 23 11:13:57 PM UTC 24 Aug 23 11:13:59 PM UTC 24 28904783 ps
T473 /workspaces/repo/scratch/os_regression_2024_08_22/pwrmgr-sim-vcs/coverage/default/21.pwrmgr_wakeup.3252495872 Aug 23 11:13:57 PM UTC 24 Aug 23 11:13:59 PM UTC 24 176038746 ps
T474 /workspaces/repo/scratch/os_regression_2024_08_22/pwrmgr-sim-vcs/coverage/default/21.pwrmgr_global_esc.1451016883 Aug 23 11:13:57 PM UTC 24 Aug 23 11:13:59 PM UTC 24 41724936 ps
T475 /workspaces/repo/scratch/os_regression_2024_08_22/pwrmgr-sim-vcs/coverage/default/21.pwrmgr_disable_rom_integrity_check.1334660822 Aug 23 11:13:57 PM UTC 24 Aug 23 11:13:59 PM UTC 24 74527663 ps
T476 /workspaces/repo/scratch/os_regression_2024_08_22/pwrmgr-sim-vcs/coverage/default/21.pwrmgr_sec_cm_rstmgr_intersig_mubi.1845596974 Aug 23 11:13:57 PM UTC 24 Aug 23 11:13:59 PM UTC 24 73082981 ps
T477 /workspaces/repo/scratch/os_regression_2024_08_22/pwrmgr-sim-vcs/coverage/default/21.pwrmgr_lowpower_invalid.3498828186 Aug 23 11:13:57 PM UTC 24 Aug 23 11:13:59 PM UTC 24 282337085 ps
T478 /workspaces/repo/scratch/os_regression_2024_08_22/pwrmgr-sim-vcs/coverage/default/21.pwrmgr_wakeup_reset.2886593175 Aug 23 11:13:57 PM UTC 24 Aug 23 11:13:59 PM UTC 24 714904136 ps
T479 /workspaces/repo/scratch/os_regression_2024_08_22/pwrmgr-sim-vcs/coverage/default/21.pwrmgr_lowpower_wakeup_race.3046491446 Aug 23 11:13:57 PM UTC 24 Aug 23 11:13:59 PM UTC 24 255461606 ps
T480 /workspaces/repo/scratch/os_regression_2024_08_22/pwrmgr-sim-vcs/coverage/default/21.pwrmgr_escalation_timeout.1085409438 Aug 23 11:13:57 PM UTC 24 Aug 23 11:13:59 PM UTC 24 867780256 ps
T481 /workspaces/repo/scratch/os_regression_2024_08_22/pwrmgr-sim-vcs/coverage/default/22.pwrmgr_lowpower_wakeup_race.1613886470 Aug 23 11:13:57 PM UTC 24 Aug 23 11:13:59 PM UTC 24 171071739 ps
T482 /workspaces/repo/scratch/os_regression_2024_08_22/pwrmgr-sim-vcs/coverage/default/22.pwrmgr_smoke.2191136619 Aug 23 11:13:57 PM UTC 24 Aug 23 11:13:59 PM UTC 24 43260636 ps
T483 /workspaces/repo/scratch/os_regression_2024_08_22/pwrmgr-sim-vcs/coverage/default/22.pwrmgr_reset.2156200864 Aug 23 11:13:57 PM UTC 24 Aug 23 11:13:59 PM UTC 24 59197350 ps
T484 /workspaces/repo/scratch/os_regression_2024_08_22/pwrmgr-sim-vcs/coverage/default/21.pwrmgr_sec_cm_ctrl_config_regwen.2492215837 Aug 23 11:13:57 PM UTC 24 Aug 23 11:13:59 PM UTC 24 397250105 ps
T485 /workspaces/repo/scratch/os_regression_2024_08_22/pwrmgr-sim-vcs/coverage/default/21.pwrmgr_reset_invalid.529282402 Aug 23 11:13:57 PM UTC 24 Aug 23 11:13:59 PM UTC 24 106928969 ps
T486 /workspaces/repo/scratch/os_regression_2024_08_22/pwrmgr-sim-vcs/coverage/default/21.pwrmgr_stress_all.351889419 Aug 23 11:13:57 PM UTC 24 Aug 23 11:13:59 PM UTC 24 359312323 ps
T487 /workspaces/repo/scratch/os_regression_2024_08_22/pwrmgr-sim-vcs/coverage/default/21.pwrmgr_sec_cm_rom_ctrl_intersig_mubi.2398510370 Aug 23 11:13:57 PM UTC 24 Aug 23 11:14:00 PM UTC 24 898742832 ps
T488 /workspaces/repo/scratch/os_regression_2024_08_22/pwrmgr-sim-vcs/coverage/default/21.pwrmgr_sec_cm_lc_ctrl_intersig_mubi.4053765390 Aug 23 11:13:57 PM UTC 24 Aug 23 11:14:01 PM UTC 24 968116513 ps
T489 /workspaces/repo/scratch/os_regression_2024_08_22/pwrmgr-sim-vcs/coverage/default/21.pwrmgr_stress_all_with_rand_reset.4078371132 Aug 23 11:13:57 PM UTC 24 Aug 23 11:14:02 PM UTC 24 4160887905 ps
T490 /workspaces/repo/scratch/os_regression_2024_08_22/pwrmgr-sim-vcs/coverage/default/20.pwrmgr_stress_all.2205581066 Aug 23 11:13:57 PM UTC 24 Aug 23 11:14:05 PM UTC 24 2274094283 ps
T491 /workspaces/repo/scratch/os_regression_2024_08_22/pwrmgr-sim-vcs/coverage/default/22.pwrmgr_global_esc.1642981892 Aug 23 11:14:05 PM UTC 24 Aug 23 11:14:07 PM UTC 24 64680585 ps
T492 /workspaces/repo/scratch/os_regression_2024_08_22/pwrmgr-sim-vcs/coverage/default/22.pwrmgr_aborted_low_power.3657462811 Aug 23 11:14:05 PM UTC 24 Aug 23 11:14:07 PM UTC 24 19954598 ps
T89 /workspaces/repo/scratch/os_regression_2024_08_22/pwrmgr-sim-vcs/coverage/default/20.pwrmgr_stress_all_with_rand_reset.1712981977 Aug 23 11:13:57 PM UTC 24 Aug 23 11:14:07 PM UTC 24 2869937840 ps
T493 /workspaces/repo/scratch/os_regression_2024_08_22/pwrmgr-sim-vcs/coverage/default/22.pwrmgr_esc_clk_rst_malfunc.1703926106 Aug 23 11:14:05 PM UTC 24 Aug 23 11:14:07 PM UTC 24 37426450 ps
T494 /workspaces/repo/scratch/os_regression_2024_08_22/pwrmgr-sim-vcs/coverage/default/22.pwrmgr_wakeup.1339779678 Aug 23 11:14:05 PM UTC 24 Aug 23 11:14:07 PM UTC 24 142455436 ps
T495 /workspaces/repo/scratch/os_regression_2024_08_22/pwrmgr-sim-vcs/coverage/default/22.pwrmgr_sec_cm_ctrl_config_regwen.3120420137 Aug 23 11:14:05 PM UTC 24 Aug 23 11:14:07 PM UTC 24 126687871 ps
T496 /workspaces/repo/scratch/os_regression_2024_08_22/pwrmgr-sim-vcs/coverage/default/22.pwrmgr_sec_cm_rstmgr_intersig_mubi.2245779661 Aug 23 11:14:05 PM UTC 24 Aug 23 11:14:07 PM UTC 24 68024308 ps
T497 /workspaces/repo/scratch/os_regression_2024_08_22/pwrmgr-sim-vcs/coverage/default/22.pwrmgr_wakeup_reset.2064249648 Aug 23 11:14:05 PM UTC 24 Aug 23 11:14:07 PM UTC 24 474571026 ps
T498 /workspaces/repo/scratch/os_regression_2024_08_22/pwrmgr-sim-vcs/coverage/default/22.pwrmgr_glitch.1623030263 Aug 23 11:14:05 PM UTC 24 Aug 23 11:14:07 PM UTC 24 30879239 ps
T499 /workspaces/repo/scratch/os_regression_2024_08_22/pwrmgr-sim-vcs/coverage/default/22.pwrmgr_disable_rom_integrity_check.2005143234 Aug 23 11:14:05 PM UTC 24 Aug 23 11:14:07 PM UTC 24 95156939 ps
T500 /workspaces/repo/scratch/os_regression_2024_08_22/pwrmgr-sim-vcs/coverage/default/22.pwrmgr_escalation_timeout.3832548265 Aug 23 11:14:05 PM UTC 24 Aug 23 11:14:07 PM UTC 24 384811097 ps
T501 /workspaces/repo/scratch/os_regression_2024_08_22/pwrmgr-sim-vcs/coverage/default/23.pwrmgr_smoke.2814599284 Aug 23 11:14:05 PM UTC 24 Aug 23 11:14:07 PM UTC 24 67706120 ps
T502 /workspaces/repo/scratch/os_regression_2024_08_22/pwrmgr-sim-vcs/coverage/default/22.pwrmgr_lowpower_invalid.3227655519 Aug 23 11:14:05 PM UTC 24 Aug 23 11:14:07 PM UTC 24 44333601 ps
T503 /workspaces/repo/scratch/os_regression_2024_08_22/pwrmgr-sim-vcs/coverage/default/23.pwrmgr_wakeup.660293546 Aug 23 11:14:05 PM UTC 24 Aug 23 11:14:07 PM UTC 24 217434604 ps
T504 /workspaces/repo/scratch/os_regression_2024_08_22/pwrmgr-sim-vcs/coverage/default/23.pwrmgr_lowpower_wakeup_race.3858298365 Aug 23 11:14:05 PM UTC 24 Aug 23 11:14:07 PM UTC 24 90958069 ps
T505 /workspaces/repo/scratch/os_regression_2024_08_22/pwrmgr-sim-vcs/coverage/default/23.pwrmgr_reset.733002895 Aug 23 11:14:05 PM UTC 24 Aug 23 11:14:07 PM UTC 24 26252751 ps
T506 /workspaces/repo/scratch/os_regression_2024_08_22/pwrmgr-sim-vcs/coverage/default/22.pwrmgr_reset_invalid.3764203609 Aug 23 11:14:05 PM UTC 24 Aug 23 11:14:07 PM UTC 24 112485045 ps
T507 /workspaces/repo/scratch/os_regression_2024_08_22/pwrmgr-sim-vcs/coverage/default/23.pwrmgr_wakeup_reset.1833250091 Aug 23 11:14:05 PM UTC 24 Aug 23 11:14:08 PM UTC 24 170145246 ps
T508 /workspaces/repo/scratch/os_regression_2024_08_22/pwrmgr-sim-vcs/coverage/default/23.pwrmgr_aborted_low_power.4256831810 Aug 23 11:14:05 PM UTC 24 Aug 23 11:14:08 PM UTC 24 32659661 ps
T509 /workspaces/repo/scratch/os_regression_2024_08_22/pwrmgr-sim-vcs/coverage/default/23.pwrmgr_esc_clk_rst_malfunc.3611125689 Aug 23 11:14:06 PM UTC 24 Aug 23 11:14:08 PM UTC 24 38710629 ps
T510 /workspaces/repo/scratch/os_regression_2024_08_22/pwrmgr-sim-vcs/coverage/default/23.pwrmgr_glitch.2354028929 Aug 23 11:14:06 PM UTC 24 Aug 23 11:14:08 PM UTC 24 66595030 ps
T511 /workspaces/repo/scratch/os_regression_2024_08_22/pwrmgr-sim-vcs/coverage/default/23.pwrmgr_global_esc.1693791201 Aug 23 11:14:06 PM UTC 24 Aug 23 11:14:08 PM UTC 24 44629228 ps
T512 /workspaces/repo/scratch/os_regression_2024_08_22/pwrmgr-sim-vcs/coverage/default/23.pwrmgr_sec_cm_rstmgr_intersig_mubi.3446313605 Aug 23 11:14:06 PM UTC 24 Aug 23 11:14:08 PM UTC 24 176092955 ps
T513 /workspaces/repo/scratch/os_regression_2024_08_22/pwrmgr-sim-vcs/coverage/default/23.pwrmgr_escalation_timeout.3444399926 Aug 23 11:14:06 PM UTC 24 Aug 23 11:14:08 PM UTC 24 110743167 ps
T514 /workspaces/repo/scratch/os_regression_2024_08_22/pwrmgr-sim-vcs/coverage/default/23.pwrmgr_sec_cm_ctrl_config_regwen.69355659 Aug 23 11:14:06 PM UTC 24 Aug 23 11:14:08 PM UTC 24 170768439 ps
T515 /workspaces/repo/scratch/os_regression_2024_08_22/pwrmgr-sim-vcs/coverage/default/22.pwrmgr_sec_cm_rom_ctrl_intersig_mubi.4168836328 Aug 23 11:14:05 PM UTC 24 Aug 23 11:14:08 PM UTC 24 1036308637 ps
T516 /workspaces/repo/scratch/os_regression_2024_08_22/pwrmgr-sim-vcs/coverage/default/23.pwrmgr_disable_rom_integrity_check.2275897110 Aug 23 11:14:07 PM UTC 24 Aug 23 11:14:09 PM UTC 24 65332047 ps
T517 /workspaces/repo/scratch/os_regression_2024_08_22/pwrmgr-sim-vcs/coverage/default/23.pwrmgr_sec_cm_rom_ctrl_intersig_mubi.193110306 Aug 23 11:14:06 PM UTC 24 Aug 23 11:14:09 PM UTC 24 1299284768 ps
T518 /workspaces/repo/scratch/os_regression_2024_08_22/pwrmgr-sim-vcs/coverage/default/23.pwrmgr_sec_cm_lc_ctrl_intersig_mubi.1381847941 Aug 23 11:14:06 PM UTC 24 Aug 23 11:14:10 PM UTC 24 850804803 ps
T519 /workspaces/repo/scratch/os_regression_2024_08_22/pwrmgr-sim-vcs/coverage/default/22.pwrmgr_stress_all_with_rand_reset.2015678260 Aug 23 11:14:05 PM UTC 24 Aug 23 11:14:15 PM UTC 24 7360980009 ps
T520 /workspaces/repo/scratch/os_regression_2024_08_22/pwrmgr-sim-vcs/coverage/default/23.pwrmgr_lowpower_invalid.1615139564 Aug 23 11:14:15 PM UTC 24 Aug 23 11:14:17 PM UTC 24 70891972 ps
T521 /workspaces/repo/scratch/os_regression_2024_08_22/pwrmgr-sim-vcs/coverage/default/26.pwrmgr_stress_all_with_rand_reset.1188180454 Aug 23 11:14:26 PM UTC 24 Aug 23 11:14:33 PM UTC 24 1953118224 ps
T522 /workspaces/repo/scratch/os_regression_2024_08_22/pwrmgr-sim-vcs/coverage/default/23.pwrmgr_reset_invalid.946053173 Aug 23 11:14:15 PM UTC 24 Aug 23 11:14:17 PM UTC 24 157111450 ps
T523 /workspaces/repo/scratch/os_regression_2024_08_22/pwrmgr-sim-vcs/coverage/default/24.pwrmgr_reset.4211786051 Aug 23 11:14:15 PM UTC 24 Aug 23 11:14:17 PM UTC 24 172059014 ps
T524 /workspaces/repo/scratch/os_regression_2024_08_22/pwrmgr-sim-vcs/coverage/default/24.pwrmgr_esc_clk_rst_malfunc.685085029 Aug 23 11:14:15 PM UTC 24 Aug 23 11:14:17 PM UTC 24 39528665 ps
T525 /workspaces/repo/scratch/os_regression_2024_08_22/pwrmgr-sim-vcs/coverage/default/24.pwrmgr_wakeup.1024017063 Aug 23 11:14:15 PM UTC 24 Aug 23 11:14:17 PM UTC 24 89355851 ps
T526 /workspaces/repo/scratch/os_regression_2024_08_22/pwrmgr-sim-vcs/coverage/default/24.pwrmgr_global_esc.651535376 Aug 23 11:14:15 PM UTC 24 Aug 23 11:14:17 PM UTC 24 44586864 ps
T527 /workspaces/repo/scratch/os_regression_2024_08_22/pwrmgr-sim-vcs/coverage/default/24.pwrmgr_aborted_low_power.1555754878 Aug 23 11:14:15 PM UTC 24 Aug 23 11:14:17 PM UTC 24 38496844 ps
T528 /workspaces/repo/scratch/os_regression_2024_08_22/pwrmgr-sim-vcs/coverage/default/24.pwrmgr_lowpower_wakeup_race.3109321370 Aug 23 11:14:15 PM UTC 24 Aug 23 11:14:17 PM UTC 24 237723185 ps
T529 /workspaces/repo/scratch/os_regression_2024_08_22/pwrmgr-sim-vcs/coverage/default/24.pwrmgr_glitch.1084849103 Aug 23 11:14:15 PM UTC 24 Aug 23 11:14:17 PM UTC 24 75764589 ps
T530 /workspaces/repo/scratch/os_regression_2024_08_22/pwrmgr-sim-vcs/coverage/default/25.pwrmgr_stress_all_with_rand_reset.21932261 Aug 23 11:14:23 PM UTC 24 Aug 23 11:14:36 PM UTC 24 5970009667 ps
T531 /workspaces/repo/scratch/os_regression_2024_08_22/pwrmgr-sim-vcs/coverage/default/25.pwrmgr_smoke.4143949914 Aug 23 11:14:15 PM UTC 24 Aug 23 11:14:17 PM UTC 24 84024961 ps
T532 /workspaces/repo/scratch/os_regression_2024_08_22/pwrmgr-sim-vcs/coverage/default/25.pwrmgr_wakeup_reset.3375520611 Aug 23 11:14:15 PM UTC 24 Aug 23 11:14:17 PM UTC 24 67323155 ps
T533 /workspaces/repo/scratch/os_regression_2024_08_22/pwrmgr-sim-vcs/coverage/default/24.pwrmgr_sec_cm_ctrl_config_regwen.269942541 Aug 23 11:14:15 PM UTC 24 Aug 23 11:14:17 PM UTC 24 190920852 ps
T534 /workspaces/repo/scratch/os_regression_2024_08_22/pwrmgr-sim-vcs/coverage/default/24.pwrmgr_sec_cm_rstmgr_intersig_mubi.2801797917 Aug 23 11:14:15 PM UTC 24 Aug 23 11:14:17 PM UTC 24 61516771 ps
T535 /workspaces/repo/scratch/os_regression_2024_08_22/pwrmgr-sim-vcs/coverage/default/24.pwrmgr_escalation_timeout.4175036644 Aug 23 11:14:15 PM UTC 24 Aug 23 11:14:17 PM UTC 24 406689704 ps
T536 /workspaces/repo/scratch/os_regression_2024_08_22/pwrmgr-sim-vcs/coverage/default/24.pwrmgr_wakeup_reset.3173415949 Aug 23 11:14:15 PM UTC 24 Aug 23 11:14:17 PM UTC 24 714413717 ps
T537 /workspaces/repo/scratch/os_regression_2024_08_22/pwrmgr-sim-vcs/coverage/default/24.pwrmgr_lowpower_invalid.2629349740 Aug 23 11:14:15 PM UTC 24 Aug 23 11:14:17 PM UTC 24 161026986 ps
T538 /workspaces/repo/scratch/os_regression_2024_08_22/pwrmgr-sim-vcs/coverage/default/23.pwrmgr_stress_all.151803966 Aug 23 11:14:15 PM UTC 24 Aug 23 11:14:17 PM UTC 24 472163885 ps
T539 /workspaces/repo/scratch/os_regression_2024_08_22/pwrmgr-sim-vcs/coverage/default/24.pwrmgr_disable_rom_integrity_check.1262758377 Aug 23 11:14:15 PM UTC 24 Aug 23 11:14:17 PM UTC 24 55807221 ps
T540 /workspaces/repo/scratch/os_regression_2024_08_22/pwrmgr-sim-vcs/coverage/default/24.pwrmgr_reset_invalid.2198809278 Aug 23 11:14:15 PM UTC 24 Aug 23 11:14:17 PM UTC 24 113515787 ps
T541 /workspaces/repo/scratch/os_regression_2024_08_22/pwrmgr-sim-vcs/coverage/default/25.pwrmgr_lowpower_wakeup_race.383984978 Aug 23 11:14:15 PM UTC 24 Aug 23 11:14:17 PM UTC 24 253314541 ps
T542 /workspaces/repo/scratch/os_regression_2024_08_22/pwrmgr-sim-vcs/coverage/default/25.pwrmgr_reset.3025437384 Aug 23 11:14:15 PM UTC 24 Aug 23 11:14:17 PM UTC 24 54704183 ps
T543 /workspaces/repo/scratch/os_regression_2024_08_22/pwrmgr-sim-vcs/coverage/default/25.pwrmgr_wakeup.4674797 Aug 23 11:14:15 PM UTC 24 Aug 23 11:14:18 PM UTC 24 78354479 ps
T544 /workspaces/repo/scratch/os_regression_2024_08_22/pwrmgr-sim-vcs/coverage/default/25.pwrmgr_aborted_low_power.4278241817 Aug 23 11:14:15 PM UTC 24 Aug 23 11:14:18 PM UTC 24 132416524 ps
T545 /workspaces/repo/scratch/os_regression_2024_08_22/pwrmgr-sim-vcs/coverage/default/24.pwrmgr_stress_all.3133437586 Aug 23 11:14:15 PM UTC 24 Aug 23 11:14:18 PM UTC 24 580096415 ps
T546 /workspaces/repo/scratch/os_regression_2024_08_22/pwrmgr-sim-vcs/coverage/default/25.pwrmgr_sec_cm_rom_ctrl_intersig_mubi.1890678211 Aug 23 11:14:16 PM UTC 24 Aug 23 11:14:19 PM UTC 24 1294822077 ps
T547 /workspaces/repo/scratch/os_regression_2024_08_22/pwrmgr-sim-vcs/coverage/default/25.pwrmgr_sec_cm_lc_ctrl_intersig_mubi.2110126309 Aug 23 11:14:16 PM UTC 24 Aug 23 11:14:19 PM UTC 24 949801001 ps
T548 /workspaces/repo/scratch/os_regression_2024_08_22/pwrmgr-sim-vcs/coverage/default/24.pwrmgr_sec_cm_rom_ctrl_intersig_mubi.2979255803 Aug 23 11:14:15 PM UTC 24 Aug 23 11:14:19 PM UTC 24 854399732 ps
T549 /workspaces/repo/scratch/os_regression_2024_08_22/pwrmgr-sim-vcs/coverage/default/24.pwrmgr_sec_cm_lc_ctrl_intersig_mubi.3369053869 Aug 23 11:14:15 PM UTC 24 Aug 23 11:14:19 PM UTC 24 822644158 ps
T65 /workspaces/repo/scratch/os_regression_2024_08_22/pwrmgr-sim-vcs/coverage/default/24.pwrmgr_stress_all_with_rand_reset.3814270177 Aug 23 11:14:15 PM UTC 24 Aug 23 11:14:24 PM UTC 24 2274236014 ps
T550 /workspaces/repo/scratch/os_regression_2024_08_22/pwrmgr-sim-vcs/coverage/default/25.pwrmgr_esc_clk_rst_malfunc.1749017160 Aug 23 11:14:23 PM UTC 24 Aug 23 11:14:25 PM UTC 24 40460032 ps
T551 /workspaces/repo/scratch/os_regression_2024_08_22/pwrmgr-sim-vcs/coverage/default/25.pwrmgr_global_esc.2526901692 Aug 23 11:14:23 PM UTC 24 Aug 23 11:14:25 PM UTC 24 43227828 ps
T552 /workspaces/repo/scratch/os_regression_2024_08_22/pwrmgr-sim-vcs/coverage/default/25.pwrmgr_sec_cm_ctrl_config_regwen.1766821128 Aug 23 11:14:23 PM UTC 24 Aug 23 11:14:25 PM UTC 24 87869266 ps
T553 /workspaces/repo/scratch/os_regression_2024_08_22/pwrmgr-sim-vcs/coverage/default/25.pwrmgr_glitch.1808105437 Aug 23 11:14:23 PM UTC 24 Aug 23 11:14:25 PM UTC 24 48122780 ps
T554 /workspaces/repo/scratch/os_regression_2024_08_22/pwrmgr-sim-vcs/coverage/default/25.pwrmgr_sec_cm_rstmgr_intersig_mubi.1478133419 Aug 23 11:14:23 PM UTC 24 Aug 23 11:14:25 PM UTC 24 89934874 ps
T555 /workspaces/repo/scratch/os_regression_2024_08_22/pwrmgr-sim-vcs/coverage/default/25.pwrmgr_reset_invalid.3170273136 Aug 23 11:14:23 PM UTC 24 Aug 23 11:14:25 PM UTC 24 114772472 ps
T556 /workspaces/repo/scratch/os_regression_2024_08_22/pwrmgr-sim-vcs/coverage/default/25.pwrmgr_disable_rom_integrity_check.301485833 Aug 23 11:14:23 PM UTC 24 Aug 23 11:14:25 PM UTC 24 48902686 ps
T557 /workspaces/repo/scratch/os_regression_2024_08_22/pwrmgr-sim-vcs/coverage/default/25.pwrmgr_lowpower_invalid.3654445947 Aug 23 11:14:23 PM UTC 24 Aug 23 11:14:25 PM UTC 24 39608354 ps
T558 /workspaces/repo/scratch/os_regression_2024_08_22/pwrmgr-sim-vcs/coverage/default/26.pwrmgr_reset.560557873 Aug 23 11:14:23 PM UTC 24 Aug 23 11:14:25 PM UTC 24 148730790 ps
T559 /workspaces/repo/scratch/os_regression_2024_08_22/pwrmgr-sim-vcs/coverage/default/25.pwrmgr_escalation_timeout.342338812 Aug 23 11:14:23 PM UTC 24 Aug 23 11:14:25 PM UTC 24 291397895 ps
T560 /workspaces/repo/scratch/os_regression_2024_08_22/pwrmgr-sim-vcs/coverage/default/25.pwrmgr_stress_all.2149169298 Aug 23 11:14:23 PM UTC 24 Aug 23 11:14:28 PM UTC 24 1089626375 ps
T561 /workspaces/repo/scratch/os_regression_2024_08_22/pwrmgr-sim-vcs/coverage/default/26.pwrmgr_stress_all.2466118789 Aug 23 11:14:26 PM UTC 24 Aug 23 11:14:32 PM UTC 24 1791835620 ps
0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%