Tests
dashboard | hierarchy | modlist | groups | tests | asserts
Total Coverage Summary 
SCORELINECONDTOGGLEFSMBRANCHASSERTGROUP
97.67 99.07 96.67 100.00 100.00 98.82 98.33 90.82


Total test records in report: 919
tests.html | tests1.html | tests2.html | tests3.html | tests4.html | tests5.html | tests6.html | tests7.html | tests8.html | tests9.html | tests10.html | tests11.html | tests12.html | tests13.html | tests14.html | tests15.html | tests16.html | tests17.html | tests18.html

T598 /workspaces/repo/scratch/os_regression_2024_10_14/adc_ctrl-sim-vcs/coverage/default/36.adc_ctrl_lowpower_counter.1577978076 Oct 14 11:20:51 PM UTC 24 Oct 14 11:21:32 PM UTC 24 26633646283 ps
T599 /workspaces/repo/scratch/os_regression_2024_10_14/adc_ctrl-sim-vcs/coverage/default/37.adc_ctrl_smoke.3500490164 Oct 14 11:21:08 PM UTC 24 Oct 14 11:21:34 PM UTC 24 5971032724 ps
T600 /workspaces/repo/scratch/os_regression_2024_10_14/adc_ctrl-sim-vcs/coverage/default/33.adc_ctrl_fsm_reset.983433414 Oct 14 11:16:42 PM UTC 24 Oct 14 11:22:06 PM UTC 24 83211044627 ps
T322 /workspaces/repo/scratch/os_regression_2024_10_14/adc_ctrl-sim-vcs/coverage/default/33.adc_ctrl_filters_polled.1036630838 Oct 14 11:15:41 PM UTC 24 Oct 14 11:22:14 PM UTC 24 505272482413 ps
T190 /workspaces/repo/scratch/os_regression_2024_10_14/adc_ctrl-sim-vcs/coverage/default/34.adc_ctrl_filters_wakeup.3770553958 Oct 14 11:17:18 PM UTC 24 Oct 14 11:22:21 PM UTC 24 671451741103 ps
T203 /workspaces/repo/scratch/os_regression_2024_10_14/adc_ctrl-sim-vcs/coverage/default/36.adc_ctrl_filters_interrupt.3463163424 Oct 14 11:20:20 PM UTC 24 Oct 14 11:22:21 PM UTC 24 331946020334 ps
T601 /workspaces/repo/scratch/os_regression_2024_10_14/adc_ctrl-sim-vcs/coverage/default/37.adc_ctrl_poweron_counter.2298250238 Oct 14 11:22:22 PM UTC 24 Oct 14 11:22:29 PM UTC 24 5445273781 ps
T602 /workspaces/repo/scratch/os_regression_2024_10_14/adc_ctrl-sim-vcs/coverage/default/32.adc_ctrl_fsm_reset.534240908 Oct 14 11:15:16 PM UTC 24 Oct 14 11:22:33 PM UTC 24 72598008845 ps
T603 /workspaces/repo/scratch/os_regression_2024_10_14/adc_ctrl-sim-vcs/coverage/default/37.adc_ctrl_lowpower_counter.3393218645 Oct 14 11:22:22 PM UTC 24 Oct 14 11:22:45 PM UTC 24 43554194038 ps
T604 /workspaces/repo/scratch/os_regression_2024_10_14/adc_ctrl-sim-vcs/coverage/default/31.adc_ctrl_fsm_reset.2844627942 Oct 14 11:13:22 PM UTC 24 Oct 14 11:22:51 PM UTC 24 78095663721 ps
T605 /workspaces/repo/scratch/os_regression_2024_10_14/adc_ctrl-sim-vcs/coverage/default/37.adc_ctrl_alert_test.270951536 Oct 14 11:22:51 PM UTC 24 Oct 14 11:22:54 PM UTC 24 517154700 ps
T606 /workspaces/repo/scratch/os_regression_2024_10_14/adc_ctrl-sim-vcs/coverage/default/36.adc_ctrl_filters_polled_fixed.69472475 Oct 14 11:20:20 PM UTC 24 Oct 14 11:22:55 PM UTC 24 162307861623 ps
T607 /workspaces/repo/scratch/os_regression_2024_10_14/adc_ctrl-sim-vcs/coverage/default/31.adc_ctrl_stress_all.4143757834 Oct 14 11:13:27 PM UTC 24 Oct 14 11:22:55 PM UTC 24 119441243538 ps
T608 /workspaces/repo/scratch/os_regression_2024_10_14/adc_ctrl-sim-vcs/coverage/default/38.adc_ctrl_smoke.4060693139 Oct 14 11:22:54 PM UTC 24 Oct 14 11:23:02 PM UTC 24 5819814030 ps
T278 /workspaces/repo/scratch/os_regression_2024_10_14/adc_ctrl-sim-vcs/coverage/default/37.adc_ctrl_stress_all_with_rand_reset.823387104 Oct 14 11:22:34 PM UTC 24 Oct 14 11:23:02 PM UTC 24 26155076822 ps
T609 /workspaces/repo/scratch/os_regression_2024_10_14/adc_ctrl-sim-vcs/coverage/default/35.adc_ctrl_filters_both.2027768491 Oct 14 11:19:42 PM UTC 24 Oct 14 11:23:17 PM UTC 24 158732629620 ps
T610 /workspaces/repo/scratch/os_regression_2024_10_14/adc_ctrl-sim-vcs/coverage/default/34.adc_ctrl_filters_polled_fixed.1978683955 Oct 14 11:17:11 PM UTC 24 Oct 14 11:23:26 PM UTC 24 162566198444 ps
T611 /workspaces/repo/scratch/os_regression_2024_10_14/adc_ctrl-sim-vcs/coverage/default/36.adc_ctrl_filters_wakeup_fixed.96573955 Oct 14 11:20:33 PM UTC 24 Oct 14 11:23:35 PM UTC 24 205828557249 ps
T612 /workspaces/repo/scratch/os_regression_2024_10_14/adc_ctrl-sim-vcs/coverage/default/37.adc_ctrl_filters_polled.510187419 Oct 14 11:21:08 PM UTC 24 Oct 14 11:23:38 PM UTC 24 491260599544 ps
T613 /workspaces/repo/scratch/os_regression_2024_10_14/adc_ctrl-sim-vcs/coverage/default/24.adc_ctrl_filters_polled.356985346 Oct 14 11:00:45 PM UTC 24 Oct 14 11:23:40 PM UTC 24 494569241750 ps
T614 /workspaces/repo/scratch/os_regression_2024_10_14/adc_ctrl-sim-vcs/coverage/default/38.adc_ctrl_poweron_counter.2481224072 Oct 14 11:23:41 PM UTC 24 Oct 14 11:23:45 PM UTC 24 3343532002 ps
T307 /workspaces/repo/scratch/os_regression_2024_10_14/adc_ctrl-sim-vcs/coverage/default/33.adc_ctrl_clock_gating.2102952676 Oct 14 11:16:00 PM UTC 24 Oct 14 11:23:56 PM UTC 24 499860092963 ps
T615 /workspaces/repo/scratch/os_regression_2024_10_14/adc_ctrl-sim-vcs/coverage/default/35.adc_ctrl_clock_gating.1140230630 Oct 14 11:19:35 PM UTC 24 Oct 14 11:24:21 PM UTC 24 332188084112 ps
T359 /workspaces/repo/scratch/os_regression_2024_10_14/adc_ctrl-sim-vcs/coverage/default/26.adc_ctrl_filters_both.3842431415 Oct 14 11:04:25 PM UTC 24 Oct 14 11:24:21 PM UTC 24 338528069410 ps
T616 /workspaces/repo/scratch/os_regression_2024_10_14/adc_ctrl-sim-vcs/coverage/default/38.adc_ctrl_filters_interrupt.987243381 Oct 14 11:23:03 PM UTC 24 Oct 14 11:24:26 PM UTC 24 157578372781 ps
T617 /workspaces/repo/scratch/os_regression_2024_10_14/adc_ctrl-sim-vcs/coverage/default/38.adc_ctrl_alert_test.857847570 Oct 14 11:24:27 PM UTC 24 Oct 14 11:24:29 PM UTC 24 296236238 ps
T618 /workspaces/repo/scratch/os_regression_2024_10_14/adc_ctrl-sim-vcs/coverage/default/34.adc_ctrl_fsm_reset.3169611633 Oct 14 11:18:17 PM UTC 24 Oct 14 11:24:30 PM UTC 24 72208560162 ps
T619 /workspaces/repo/scratch/os_regression_2024_10_14/adc_ctrl-sim-vcs/coverage/default/32.adc_ctrl_filters_both.1653127206 Oct 14 11:14:36 PM UTC 24 Oct 14 11:24:50 PM UTC 24 164785177406 ps
T620 /workspaces/repo/scratch/os_regression_2024_10_14/adc_ctrl-sim-vcs/coverage/default/38.adc_ctrl_filters_polled.100198125 Oct 14 11:22:56 PM UTC 24 Oct 14 11:24:51 PM UTC 24 157078312574 ps
T191 /workspaces/repo/scratch/os_regression_2024_10_14/adc_ctrl-sim-vcs/coverage/default/38.adc_ctrl_clock_gating.2982502274 Oct 14 11:23:36 PM UTC 24 Oct 14 11:24:55 PM UTC 24 323304074691 ps
T621 /workspaces/repo/scratch/os_regression_2024_10_14/adc_ctrl-sim-vcs/coverage/default/37.adc_ctrl_filters_both.3229265491 Oct 14 11:22:15 PM UTC 24 Oct 14 11:24:56 PM UTC 24 441413392561 ps
T622 /workspaces/repo/scratch/os_regression_2024_10_14/adc_ctrl-sim-vcs/coverage/default/35.adc_ctrl_filters_polled_fixed.3936660821 Oct 14 11:18:47 PM UTC 24 Oct 14 11:24:57 PM UTC 24 164183851623 ps
T623 /workspaces/repo/scratch/os_regression_2024_10_14/adc_ctrl-sim-vcs/coverage/default/36.adc_ctrl_filters_both.1228711589 Oct 14 11:20:48 PM UTC 24 Oct 14 11:24:57 PM UTC 24 187555953499 ps
T624 /workspaces/repo/scratch/os_regression_2024_10_14/adc_ctrl-sim-vcs/coverage/default/39.adc_ctrl_smoke.3487824545 Oct 14 11:24:30 PM UTC 24 Oct 14 11:24:58 PM UTC 24 5948656941 ps
T625 /workspaces/repo/scratch/os_regression_2024_10_14/adc_ctrl-sim-vcs/coverage/default/30.adc_ctrl_filters_interrupt_fixed.3286034698 Oct 14 11:11:23 PM UTC 24 Oct 14 11:24:59 PM UTC 24 317399833258 ps
T626 /workspaces/repo/scratch/os_regression_2024_10_14/adc_ctrl-sim-vcs/coverage/default/38.adc_ctrl_stress_all_with_rand_reset.1324739168 Oct 14 11:24:21 PM UTC 24 Oct 14 11:25:04 PM UTC 24 71696541691 ps
T627 /workspaces/repo/scratch/os_regression_2024_10_14/adc_ctrl-sim-vcs/coverage/default/39.adc_ctrl_poweron_counter.4121075736 Oct 14 11:25:00 PM UTC 24 Oct 14 11:25:07 PM UTC 24 4065312114 ps
T628 /workspaces/repo/scratch/os_regression_2024_10_14/adc_ctrl-sim-vcs/coverage/default/26.adc_ctrl_filters_wakeup.1047899694 Oct 14 11:04:07 PM UTC 24 Oct 14 11:25:16 PM UTC 24 599510598331 ps
T629 /workspaces/repo/scratch/os_regression_2024_10_14/adc_ctrl-sim-vcs/coverage/default/31.adc_ctrl_filters_wakeup_fixed.2146228167 Oct 14 11:12:58 PM UTC 24 Oct 14 11:25:16 PM UTC 24 206044508851 ps
T337 /workspaces/repo/scratch/os_regression_2024_10_14/adc_ctrl-sim-vcs/coverage/default/37.adc_ctrl_clock_gating.2031690502 Oct 14 11:22:07 PM UTC 24 Oct 14 11:25:20 PM UTC 24 328306876113 ps
T630 /workspaces/repo/scratch/os_regression_2024_10_14/adc_ctrl-sim-vcs/coverage/default/39.adc_ctrl_alert_test.1267654893 Oct 14 11:25:21 PM UTC 24 Oct 14 11:25:23 PM UTC 24 501472971 ps
T631 /workspaces/repo/scratch/os_regression_2024_10_14/adc_ctrl-sim-vcs/coverage/default/36.adc_ctrl_filters_wakeup.2470558790 Oct 14 11:20:25 PM UTC 24 Oct 14 11:25:33 PM UTC 24 167200973291 ps
T35 /workspaces/repo/scratch/os_regression_2024_10_14/adc_ctrl-sim-vcs/coverage/default/39.adc_ctrl_stress_all_with_rand_reset.3911404890 Oct 14 11:25:17 PM UTC 24 Oct 14 11:25:39 PM UTC 24 21468902134 ps
T632 /workspaces/repo/scratch/os_regression_2024_10_14/adc_ctrl-sim-vcs/coverage/default/40.adc_ctrl_smoke.4057671655 Oct 14 11:25:24 PM UTC 24 Oct 14 11:25:48 PM UTC 24 5929847620 ps
T633 /workspaces/repo/scratch/os_regression_2024_10_14/adc_ctrl-sim-vcs/coverage/default/35.adc_ctrl_filters_interrupt_fixed.2234544170 Oct 14 11:19:16 PM UTC 24 Oct 14 11:26:05 PM UTC 24 164966231500 ps
T192 /workspaces/repo/scratch/os_regression_2024_10_14/adc_ctrl-sim-vcs/coverage/default/39.adc_ctrl_filters_polled.21024855 Oct 14 11:24:31 PM UTC 24 Oct 14 11:26:35 PM UTC 24 497324430981 ps
T634 /workspaces/repo/scratch/os_regression_2024_10_14/adc_ctrl-sim-vcs/coverage/default/39.adc_ctrl_filters_wakeup.477109670 Oct 14 11:24:56 PM UTC 24 Oct 14 11:26:41 PM UTC 24 177842454864 ps
T635 /workspaces/repo/scratch/os_regression_2024_10_14/adc_ctrl-sim-vcs/coverage/default/21.adc_ctrl_filters_wakeup_fixed.1313043175 Oct 14 10:55:55 PM UTC 24 Oct 14 11:26:42 PM UTC 24 600885967181 ps
T636 /workspaces/repo/scratch/os_regression_2024_10_14/adc_ctrl-sim-vcs/coverage/default/38.adc_ctrl_lowpower_counter.3174939168 Oct 14 11:23:46 PM UTC 24 Oct 14 11:26:46 PM UTC 24 44728548967 ps
T637 /workspaces/repo/scratch/os_regression_2024_10_14/adc_ctrl-sim-vcs/coverage/default/35.adc_ctrl_filters_wakeup_fixed.2027027246 Oct 14 11:19:34 PM UTC 24 Oct 14 11:26:56 PM UTC 24 618407249499 ps
T638 /workspaces/repo/scratch/os_regression_2024_10_14/adc_ctrl-sim-vcs/coverage/default/40.adc_ctrl_filters_interrupt.3473390243 Oct 14 11:25:49 PM UTC 24 Oct 14 11:26:59 PM UTC 24 336371915827 ps
T639 /workspaces/repo/scratch/os_regression_2024_10_14/adc_ctrl-sim-vcs/coverage/default/40.adc_ctrl_poweron_counter.4294607206 Oct 14 11:26:57 PM UTC 24 Oct 14 11:27:04 PM UTC 24 3405667854 ps
T640 /workspaces/repo/scratch/os_regression_2024_10_14/adc_ctrl-sim-vcs/coverage/default/38.adc_ctrl_filters_interrupt_fixed.189151354 Oct 14 11:23:04 PM UTC 24 Oct 14 11:27:12 PM UTC 24 161798850987 ps
T641 /workspaces/repo/scratch/os_regression_2024_10_14/adc_ctrl-sim-vcs/coverage/default/37.adc_ctrl_stress_all.2457696843 Oct 14 11:22:46 PM UTC 24 Oct 14 11:27:13 PM UTC 24 202526934858 ps
T642 /workspaces/repo/scratch/os_regression_2024_10_14/adc_ctrl-sim-vcs/coverage/default/39.adc_ctrl_filters_polled_fixed.3634434250 Oct 14 11:24:51 PM UTC 24 Oct 14 11:27:18 PM UTC 24 328352003995 ps
T326 /workspaces/repo/scratch/os_regression_2024_10_14/adc_ctrl-sim-vcs/coverage/default/36.adc_ctrl_clock_gating.4155811958 Oct 14 11:20:38 PM UTC 24 Oct 14 11:27:19 PM UTC 24 329554916847 ps
T643 /workspaces/repo/scratch/os_regression_2024_10_14/adc_ctrl-sim-vcs/coverage/default/40.adc_ctrl_alert_test.825289211 Oct 14 11:27:19 PM UTC 24 Oct 14 11:27:21 PM UTC 24 331185740 ps
T644 /workspaces/repo/scratch/os_regression_2024_10_14/adc_ctrl-sim-vcs/coverage/default/41.adc_ctrl_smoke.1723296646 Oct 14 11:27:19 PM UTC 24 Oct 14 11:27:27 PM UTC 24 6151439391 ps
T645 /workspaces/repo/scratch/os_regression_2024_10_14/adc_ctrl-sim-vcs/coverage/default/40.adc_ctrl_stress_all_with_rand_reset.4001174235 Oct 14 11:27:13 PM UTC 24 Oct 14 11:27:35 PM UTC 24 3786472511 ps
T646 /workspaces/repo/scratch/os_regression_2024_10_14/adc_ctrl-sim-vcs/coverage/default/31.adc_ctrl_filters_both.2544548088 Oct 14 11:13:04 PM UTC 24 Oct 14 11:27:41 PM UTC 24 344729086817 ps
T647 /workspaces/repo/scratch/os_regression_2024_10_14/adc_ctrl-sim-vcs/coverage/default/40.adc_ctrl_lowpower_counter.138954531 Oct 14 11:27:01 PM UTC 24 Oct 14 11:27:41 PM UTC 24 40286463173 ps
T648 /workspaces/repo/scratch/os_regression_2024_10_14/adc_ctrl-sim-vcs/coverage/default/39.adc_ctrl_lowpower_counter.4088031038 Oct 14 11:25:05 PM UTC 24 Oct 14 11:27:42 PM UTC 24 37162753413 ps
T649 /workspaces/repo/scratch/os_regression_2024_10_14/adc_ctrl-sim-vcs/coverage/default/38.adc_ctrl_filters_both.3385333691 Oct 14 11:23:39 PM UTC 24 Oct 14 11:27:55 PM UTC 24 168464726044 ps
T344 /workspaces/repo/scratch/os_regression_2024_10_14/adc_ctrl-sim-vcs/coverage/default/29.adc_ctrl_clock_gating.4050185310 Oct 14 11:09:55 PM UTC 24 Oct 14 11:27:57 PM UTC 24 475187685541 ps
T650 /workspaces/repo/scratch/os_regression_2024_10_14/adc_ctrl-sim-vcs/coverage/default/38.adc_ctrl_filters_polled_fixed.2288079928 Oct 14 11:22:57 PM UTC 24 Oct 14 11:28:07 PM UTC 24 327102567833 ps
T651 /workspaces/repo/scratch/os_regression_2024_10_14/adc_ctrl-sim-vcs/coverage/default/41.adc_ctrl_poweron_counter.731974217 Oct 14 11:28:08 PM UTC 24 Oct 14 11:28:12 PM UTC 24 2674588980 ps
T652 /workspaces/repo/scratch/os_regression_2024_10_14/adc_ctrl-sim-vcs/coverage/default/37.adc_ctrl_filters_polled_fixed.982217846 Oct 14 11:21:09 PM UTC 24 Oct 14 11:28:33 PM UTC 24 164086865482 ps
T653 /workspaces/repo/scratch/os_regression_2024_10_14/adc_ctrl-sim-vcs/coverage/default/36.adc_ctrl_fsm_reset.1183748353 Oct 14 11:20:54 PM UTC 24 Oct 14 11:28:41 PM UTC 24 110957530237 ps
T654 /workspaces/repo/scratch/os_regression_2024_10_14/adc_ctrl-sim-vcs/coverage/default/40.adc_ctrl_filters_interrupt_fixed.3183400601 Oct 14 11:26:05 PM UTC 24 Oct 14 11:28:54 PM UTC 24 167938558832 ps
T655 /workspaces/repo/scratch/os_regression_2024_10_14/adc_ctrl-sim-vcs/coverage/default/41.adc_ctrl_stress_all_with_rand_reset.671284715 Oct 14 11:28:42 PM UTC 24 Oct 14 11:28:54 PM UTC 24 7123399006 ps
T656 /workspaces/repo/scratch/os_regression_2024_10_14/adc_ctrl-sim-vcs/coverage/default/41.adc_ctrl_alert_test.3747650930 Oct 14 11:28:55 PM UTC 24 Oct 14 11:28:58 PM UTC 24 498058020 ps
T657 /workspaces/repo/scratch/os_regression_2024_10_14/adc_ctrl-sim-vcs/coverage/default/42.adc_ctrl_smoke.2309668454 Oct 14 11:28:59 PM UTC 24 Oct 14 11:29:04 PM UTC 24 6031390534 ps
T658 /workspaces/repo/scratch/os_regression_2024_10_14/adc_ctrl-sim-vcs/coverage/default/41.adc_ctrl_filters_wakeup.140683498 Oct 14 11:27:42 PM UTC 24 Oct 14 11:29:11 PM UTC 24 171366109850 ps
T659 /workspaces/repo/scratch/os_regression_2024_10_14/adc_ctrl-sim-vcs/coverage/default/38.adc_ctrl_filters_wakeup_fixed.1917884666 Oct 14 11:23:27 PM UTC 24 Oct 14 11:29:14 PM UTC 24 197361458793 ps
T660 /workspaces/repo/scratch/os_regression_2024_10_14/adc_ctrl-sim-vcs/coverage/default/24.adc_ctrl_filters_wakeup_fixed.1670605600 Oct 14 11:00:55 PM UTC 24 Oct 14 11:29:34 PM UTC 24 598652586685 ps
T328 /workspaces/repo/scratch/os_regression_2024_10_14/adc_ctrl-sim-vcs/coverage/default/40.adc_ctrl_clock_gating.900479439 Oct 14 11:26:42 PM UTC 24 Oct 14 11:29:41 PM UTC 24 376683706499 ps
T661 /workspaces/repo/scratch/os_regression_2024_10_14/adc_ctrl-sim-vcs/coverage/default/41.adc_ctrl_lowpower_counter.3543276137 Oct 14 11:28:13 PM UTC 24 Oct 14 11:30:09 PM UTC 24 40179408532 ps
T662 /workspaces/repo/scratch/os_regression_2024_10_14/adc_ctrl-sim-vcs/coverage/default/37.adc_ctrl_filters_interrupt.3911982602 Oct 14 11:21:09 PM UTC 24 Oct 14 11:30:19 PM UTC 24 163230544543 ps
T663 /workspaces/repo/scratch/os_regression_2024_10_14/adc_ctrl-sim-vcs/coverage/default/30.adc_ctrl_filters_wakeup.3436355409 Oct 14 11:11:26 PM UTC 24 Oct 14 11:30:23 PM UTC 24 555118942797 ps
T664 /workspaces/repo/scratch/os_regression_2024_10_14/adc_ctrl-sim-vcs/coverage/default/24.adc_ctrl_filters_interrupt_fixed.2411097048 Oct 14 11:00:49 PM UTC 24 Oct 14 11:31:01 PM UTC 24 493643848881 ps
T665 /workspaces/repo/scratch/os_regression_2024_10_14/adc_ctrl-sim-vcs/coverage/default/42.adc_ctrl_poweron_counter.185795524 Oct 14 11:31:02 PM UTC 24 Oct 14 11:31:06 PM UTC 24 4009200709 ps
T204 /workspaces/repo/scratch/os_regression_2024_10_14/adc_ctrl-sim-vcs/coverage/default/40.adc_ctrl_filters_polled.1420091681 Oct 14 11:25:34 PM UTC 24 Oct 14 11:31:08 PM UTC 24 495602721084 ps
T666 /workspaces/repo/scratch/os_regression_2024_10_14/adc_ctrl-sim-vcs/coverage/default/40.adc_ctrl_filters_wakeup_fixed.625797709 Oct 14 11:26:42 PM UTC 24 Oct 14 11:31:12 PM UTC 24 421729686150 ps
T667 /workspaces/repo/scratch/os_regression_2024_10_14/adc_ctrl-sim-vcs/coverage/default/41.adc_ctrl_filters_polled.1082194048 Oct 14 11:27:22 PM UTC 24 Oct 14 11:31:15 PM UTC 24 163899145133 ps
T226 /workspaces/repo/scratch/os_regression_2024_10_14/adc_ctrl-sim-vcs/coverage/default/38.adc_ctrl_fsm_reset.3652190178 Oct 14 11:23:56 PM UTC 24 Oct 14 11:31:18 PM UTC 24 110055335159 ps
T668 /workspaces/repo/scratch/os_regression_2024_10_14/adc_ctrl-sim-vcs/coverage/default/42.adc_ctrl_alert_test.170792059 Oct 14 11:31:19 PM UTC 24 Oct 14 11:31:21 PM UTC 24 421032135 ps
T669 /workspaces/repo/scratch/os_regression_2024_10_14/adc_ctrl-sim-vcs/coverage/default/43.adc_ctrl_smoke.502913740 Oct 14 11:31:22 PM UTC 24 Oct 14 11:31:30 PM UTC 24 5842638031 ps
T670 /workspaces/repo/scratch/os_regression_2024_10_14/adc_ctrl-sim-vcs/coverage/default/33.adc_ctrl_filters_both.3857746350 Oct 14 11:16:09 PM UTC 24 Oct 14 11:31:31 PM UTC 24 336211261130 ps
T671 /workspaces/repo/scratch/os_regression_2024_10_14/adc_ctrl-sim-vcs/coverage/default/34.adc_ctrl_filters_polled.1606452191 Oct 14 11:17:07 PM UTC 24 Oct 14 11:31:44 PM UTC 24 325192572759 ps
T310 /workspaces/repo/scratch/os_regression_2024_10_14/adc_ctrl-sim-vcs/coverage/default/32.adc_ctrl_stress_all.630390171 Oct 14 11:15:22 PM UTC 24 Oct 14 11:32:00 PM UTC 24 657182938860 ps
T330 /workspaces/repo/scratch/os_regression_2024_10_14/adc_ctrl-sim-vcs/coverage/default/30.adc_ctrl_clock_gating.2951175677 Oct 14 11:11:38 PM UTC 24 Oct 14 11:32:03 PM UTC 24 489989054754 ps
T62 /workspaces/repo/scratch/os_regression_2024_10_14/adc_ctrl-sim-vcs/coverage/default/42.adc_ctrl_stress_all_with_rand_reset.720429370 Oct 14 11:31:12 PM UTC 24 Oct 14 11:32:03 PM UTC 24 9436985836 ps
T672 /workspaces/repo/scratch/os_regression_2024_10_14/adc_ctrl-sim-vcs/coverage/default/40.adc_ctrl_stress_all.4085585443 Oct 14 11:27:14 PM UTC 24 Oct 14 11:32:09 PM UTC 24 200994102216 ps
T673 /workspaces/repo/scratch/os_regression_2024_10_14/adc_ctrl-sim-vcs/coverage/default/42.adc_ctrl_filters_interrupt.2433767111 Oct 14 11:29:15 PM UTC 24 Oct 14 11:32:09 PM UTC 24 165226870513 ps
T674 /workspaces/repo/scratch/os_regression_2024_10_14/adc_ctrl-sim-vcs/coverage/default/41.adc_ctrl_clock_gating.4151396252 Oct 14 11:27:56 PM UTC 24 Oct 14 11:32:16 PM UTC 24 325653029619 ps
T325 /workspaces/repo/scratch/os_regression_2024_10_14/adc_ctrl-sim-vcs/coverage/default/27.adc_ctrl_stress_all.3719572983 Oct 14 11:06:09 PM UTC 24 Oct 14 11:32:19 PM UTC 24 643018945410 ps
T675 /workspaces/repo/scratch/os_regression_2024_10_14/adc_ctrl-sim-vcs/coverage/default/43.adc_ctrl_poweron_counter.1359938554 Oct 14 11:32:17 PM UTC 24 Oct 14 11:32:20 PM UTC 24 2834854653 ps
T676 /workspaces/repo/scratch/os_regression_2024_10_14/adc_ctrl-sim-vcs/coverage/default/31.adc_ctrl_filters_polled_fixed.2748731806 Oct 14 11:12:46 PM UTC 24 Oct 14 11:32:34 PM UTC 24 494616532067 ps
T677 /workspaces/repo/scratch/os_regression_2024_10_14/adc_ctrl-sim-vcs/coverage/default/42.adc_ctrl_lowpower_counter.3358883473 Oct 14 11:31:07 PM UTC 24 Oct 14 11:32:35 PM UTC 24 36227592361 ps
T678 /workspaces/repo/scratch/os_regression_2024_10_14/adc_ctrl-sim-vcs/coverage/default/39.adc_ctrl_fsm_reset.534792539 Oct 14 11:25:07 PM UTC 24 Oct 14 11:32:43 PM UTC 24 112358471952 ps
T679 /workspaces/repo/scratch/os_regression_2024_10_14/adc_ctrl-sim-vcs/coverage/default/43.adc_ctrl_alert_test.4177235698 Oct 14 11:32:44 PM UTC 24 Oct 14 11:32:46 PM UTC 24 538300944 ps
T680 /workspaces/repo/scratch/os_regression_2024_10_14/adc_ctrl-sim-vcs/coverage/default/43.adc_ctrl_stress_all_with_rand_reset.2954235001 Oct 14 11:32:36 PM UTC 24 Oct 14 11:32:46 PM UTC 24 2152148709 ps
T681 /workspaces/repo/scratch/os_regression_2024_10_14/adc_ctrl-sim-vcs/coverage/default/44.adc_ctrl_smoke.760728848 Oct 14 11:32:47 PM UTC 24 Oct 14 11:32:55 PM UTC 24 6074670224 ps
T682 /workspaces/repo/scratch/os_regression_2024_10_14/adc_ctrl-sim-vcs/coverage/default/43.adc_ctrl_filters_wakeup_fixed.2500086291 Oct 14 11:32:04 PM UTC 24 Oct 14 11:33:05 PM UTC 24 192898115443 ps
T683 /workspaces/repo/scratch/os_regression_2024_10_14/adc_ctrl-sim-vcs/coverage/default/33.adc_ctrl_filters_interrupt.4139005482 Oct 14 11:15:46 PM UTC 24 Oct 14 11:33:05 PM UTC 24 327571621294 ps
T684 /workspaces/repo/scratch/os_regression_2024_10_14/adc_ctrl-sim-vcs/coverage/default/33.adc_ctrl_filters_wakeup.2788415801 Oct 14 11:15:53 PM UTC 24 Oct 14 11:33:22 PM UTC 24 364866600536 ps
T685 /workspaces/repo/scratch/os_regression_2024_10_14/adc_ctrl-sim-vcs/coverage/default/37.adc_ctrl_filters_interrupt_fixed.1023040527 Oct 14 11:21:09 PM UTC 24 Oct 14 11:33:37 PM UTC 24 486502410079 ps
T686 /workspaces/repo/scratch/os_regression_2024_10_14/adc_ctrl-sim-vcs/coverage/default/36.adc_ctrl_stress_all.4275735386 Oct 14 11:20:58 PM UTC 24 Oct 14 11:33:37 PM UTC 24 348544465848 ps
T687 /workspaces/repo/scratch/os_regression_2024_10_14/adc_ctrl-sim-vcs/coverage/default/41.adc_ctrl_filters_both.4094826917 Oct 14 11:27:58 PM UTC 24 Oct 14 11:33:45 PM UTC 24 517414989667 ps
T688 /workspaces/repo/scratch/os_regression_2024_10_14/adc_ctrl-sim-vcs/coverage/default/43.adc_ctrl_lowpower_counter.1945681798 Oct 14 11:32:20 PM UTC 24 Oct 14 11:33:49 PM UTC 24 42290862292 ps
T689 /workspaces/repo/scratch/os_regression_2024_10_14/adc_ctrl-sim-vcs/coverage/default/35.adc_ctrl_fsm_reset.422526353 Oct 14 11:19:51 PM UTC 24 Oct 14 11:33:51 PM UTC 24 118389232201 ps
T690 /workspaces/repo/scratch/os_regression_2024_10_14/adc_ctrl-sim-vcs/coverage/default/39.adc_ctrl_filters_both.3042991887 Oct 14 11:24:59 PM UTC 24 Oct 14 11:33:52 PM UTC 24 214996240369 ps
T691 /workspaces/repo/scratch/os_regression_2024_10_14/adc_ctrl-sim-vcs/coverage/default/44.adc_ctrl_poweron_counter.290206569 Oct 14 11:33:50 PM UTC 24 Oct 14 11:33:55 PM UTC 24 2984607151 ps
T692 /workspaces/repo/scratch/os_regression_2024_10_14/adc_ctrl-sim-vcs/coverage/default/34.adc_ctrl_filters_both.2036393218 Oct 14 11:18:02 PM UTC 24 Oct 14 11:33:58 PM UTC 24 516868636794 ps
T98 /workspaces/repo/scratch/os_regression_2024_10_14/adc_ctrl-sim-vcs/coverage/default/44.adc_ctrl_stress_all_with_rand_reset.2286163011 Oct 14 11:33:56 PM UTC 24 Oct 14 11:34:05 PM UTC 24 1774726898 ps
T693 /workspaces/repo/scratch/os_regression_2024_10_14/adc_ctrl-sim-vcs/coverage/default/44.adc_ctrl_alert_test.848804975 Oct 14 11:34:06 PM UTC 24 Oct 14 11:34:09 PM UTC 24 483149320 ps
T694 /workspaces/repo/scratch/os_regression_2024_10_14/adc_ctrl-sim-vcs/coverage/default/33.adc_ctrl_filters_interrupt_fixed.381853105 Oct 14 11:15:51 PM UTC 24 Oct 14 11:34:14 PM UTC 24 328290318566 ps
T695 /workspaces/repo/scratch/os_regression_2024_10_14/adc_ctrl-sim-vcs/coverage/default/29.adc_ctrl_filters_wakeup.3119867623 Oct 14 11:09:00 PM UTC 24 Oct 14 11:34:14 PM UTC 24 590121092324 ps
T696 /workspaces/repo/scratch/os_regression_2024_10_14/adc_ctrl-sim-vcs/coverage/default/34.adc_ctrl_stress_all.3011490723 Oct 14 11:18:27 PM UTC 24 Oct 14 11:34:24 PM UTC 24 353594294588 ps
T697 /workspaces/repo/scratch/os_regression_2024_10_14/adc_ctrl-sim-vcs/coverage/default/37.adc_ctrl_filters_wakeup.4148663128 Oct 14 11:21:33 PM UTC 24 Oct 14 11:34:27 PM UTC 24 537923957122 ps
T698 /workspaces/repo/scratch/os_regression_2024_10_14/adc_ctrl-sim-vcs/coverage/default/44.adc_ctrl_lowpower_counter.2735787509 Oct 14 11:33:52 PM UTC 24 Oct 14 11:34:28 PM UTC 24 33102759463 ps
T193 /workspaces/repo/scratch/os_regression_2024_10_14/adc_ctrl-sim-vcs/coverage/default/30.adc_ctrl_filters_both.3992327932 Oct 14 11:11:41 PM UTC 24 Oct 14 11:34:32 PM UTC 24 499747285394 ps
T699 /workspaces/repo/scratch/os_regression_2024_10_14/adc_ctrl-sim-vcs/coverage/default/45.adc_ctrl_smoke.1332258944 Oct 14 11:34:10 PM UTC 24 Oct 14 11:34:35 PM UTC 24 5717518361 ps
T317 /workspaces/repo/scratch/os_regression_2024_10_14/adc_ctrl-sim-vcs/coverage/default/38.adc_ctrl_stress_all.3870515655 Oct 14 11:24:22 PM UTC 24 Oct 14 11:34:43 PM UTC 24 298719246139 ps
T334 /workspaces/repo/scratch/os_regression_2024_10_14/adc_ctrl-sim-vcs/coverage/default/43.adc_ctrl_clock_gating.456252960 Oct 14 11:32:09 PM UTC 24 Oct 14 11:34:47 PM UTC 24 156909655638 ps
T700 /workspaces/repo/scratch/os_regression_2024_10_14/adc_ctrl-sim-vcs/coverage/default/32.adc_ctrl_filters_polled_fixed.1065870944 Oct 14 11:13:33 PM UTC 24 Oct 14 11:35:04 PM UTC 24 490664553809 ps
T701 /workspaces/repo/scratch/os_regression_2024_10_14/adc_ctrl-sim-vcs/coverage/default/45.adc_ctrl_poweron_counter.425353387 Oct 14 11:34:49 PM UTC 24 Oct 14 11:35:04 PM UTC 24 3214172131 ps
T702 /workspaces/repo/scratch/os_regression_2024_10_14/adc_ctrl-sim-vcs/coverage/default/43.adc_ctrl_filters_both.2054304695 Oct 14 11:32:10 PM UTC 24 Oct 14 11:35:08 PM UTC 24 496134864462 ps
T703 /workspaces/repo/scratch/os_regression_2024_10_14/adc_ctrl-sim-vcs/coverage/default/41.adc_ctrl_filters_interrupt.1245329157 Oct 14 11:27:36 PM UTC 24 Oct 14 11:35:08 PM UTC 24 487495154744 ps
T704 /workspaces/repo/scratch/os_regression_2024_10_14/adc_ctrl-sim-vcs/coverage/default/34.adc_ctrl_filters_wakeup_fixed.954203339 Oct 14 11:17:18 PM UTC 24 Oct 14 11:35:14 PM UTC 24 403928484183 ps
T705 /workspaces/repo/scratch/os_regression_2024_10_14/adc_ctrl-sim-vcs/coverage/default/45.adc_ctrl_alert_test.3682925405 Oct 14 11:35:15 PM UTC 24 Oct 14 11:35:17 PM UTC 24 472844929 ps
T706 /workspaces/repo/scratch/os_regression_2024_10_14/adc_ctrl-sim-vcs/coverage/default/45.adc_ctrl_stress_all_with_rand_reset.3120097307 Oct 14 11:35:08 PM UTC 24 Oct 14 11:35:18 PM UTC 24 965147625 ps
T707 /workspaces/repo/scratch/os_regression_2024_10_14/adc_ctrl-sim-vcs/coverage/default/46.adc_ctrl_smoke.1009918060 Oct 14 11:35:18 PM UTC 24 Oct 14 11:35:24 PM UTC 24 5896509139 ps
T348 /workspaces/repo/scratch/os_regression_2024_10_14/adc_ctrl-sim-vcs/coverage/default/36.adc_ctrl_filters_polled.3431741926 Oct 14 11:20:12 PM UTC 24 Oct 14 11:35:24 PM UTC 24 325740543105 ps
T708 /workspaces/repo/scratch/os_regression_2024_10_14/adc_ctrl-sim-vcs/coverage/default/44.adc_ctrl_filters_interrupt_fixed.3279343325 Oct 14 11:33:06 PM UTC 24 Oct 14 11:35:25 PM UTC 24 329284804236 ps
T709 /workspaces/repo/scratch/os_regression_2024_10_14/adc_ctrl-sim-vcs/coverage/default/43.adc_ctrl_filters_polled_fixed.2298138377 Oct 14 11:31:32 PM UTC 24 Oct 14 11:35:27 PM UTC 24 328309008868 ps
T710 /workspaces/repo/scratch/os_regression_2024_10_14/adc_ctrl-sim-vcs/coverage/default/37.adc_ctrl_filters_wakeup_fixed.2653795221 Oct 14 11:21:35 PM UTC 24 Oct 14 11:35:41 PM UTC 24 599715309663 ps
T352 /workspaces/repo/scratch/os_regression_2024_10_14/adc_ctrl-sim-vcs/coverage/default/42.adc_ctrl_stress_all.2817131148 Oct 14 11:31:16 PM UTC 24 Oct 14 11:35:58 PM UTC 24 359268462060 ps
T711 /workspaces/repo/scratch/os_regression_2024_10_14/adc_ctrl-sim-vcs/coverage/default/44.adc_ctrl_filters_wakeup.4043969605 Oct 14 11:33:23 PM UTC 24 Oct 14 11:36:16 PM UTC 24 176716104126 ps
T323 /workspaces/repo/scratch/os_regression_2024_10_14/adc_ctrl-sim-vcs/coverage/default/43.adc_ctrl_filters_wakeup.13409334 Oct 14 11:32:04 PM UTC 24 Oct 14 11:36:21 PM UTC 24 386931208383 ps
T712 /workspaces/repo/scratch/os_regression_2024_10_14/adc_ctrl-sim-vcs/coverage/default/40.adc_ctrl_fsm_reset.1536159965 Oct 14 11:27:05 PM UTC 24 Oct 14 11:36:24 PM UTC 24 110215896873 ps
T713 /workspaces/repo/scratch/os_regression_2024_10_14/adc_ctrl-sim-vcs/coverage/default/46.adc_ctrl_poweron_counter.1293781880 Oct 14 11:36:22 PM UTC 24 Oct 14 11:36:33 PM UTC 24 3982636329 ps
T714 /workspaces/repo/scratch/os_regression_2024_10_14/adc_ctrl-sim-vcs/coverage/default/41.adc_ctrl_filters_wakeup_fixed.1892169792 Oct 14 11:27:43 PM UTC 24 Oct 14 11:36:48 PM UTC 24 408075820374 ps
T715 /workspaces/repo/scratch/os_regression_2024_10_14/adc_ctrl-sim-vcs/coverage/default/45.adc_ctrl_filters_polled.1070224544 Oct 14 11:34:15 PM UTC 24 Oct 14 11:36:48 PM UTC 24 325408021205 ps
T716 /workspaces/repo/scratch/os_regression_2024_10_14/adc_ctrl-sim-vcs/coverage/default/33.adc_ctrl_filters_wakeup_fixed.1791691120 Oct 14 11:15:56 PM UTC 24 Oct 14 11:36:48 PM UTC 24 392743995124 ps
T717 /workspaces/repo/scratch/os_regression_2024_10_14/adc_ctrl-sim-vcs/coverage/default/46.adc_ctrl_alert_test.3960856557 Oct 14 11:36:49 PM UTC 24 Oct 14 11:36:53 PM UTC 24 470984001 ps
T718 /workspaces/repo/scratch/os_regression_2024_10_14/adc_ctrl-sim-vcs/coverage/default/46.adc_ctrl_lowpower_counter.3585525001 Oct 14 11:36:25 PM UTC 24 Oct 14 11:36:57 PM UTC 24 43582385950 ps
T719 /workspaces/repo/scratch/os_regression_2024_10_14/adc_ctrl-sim-vcs/coverage/default/47.adc_ctrl_smoke.2903682212 Oct 14 11:36:54 PM UTC 24 Oct 14 11:37:03 PM UTC 24 6068069809 ps
T720 /workspaces/repo/scratch/os_regression_2024_10_14/adc_ctrl-sim-vcs/coverage/default/35.adc_ctrl_filters_wakeup.2696276412 Oct 14 11:19:16 PM UTC 24 Oct 14 11:37:09 PM UTC 24 654241224369 ps
T721 /workspaces/repo/scratch/os_regression_2024_10_14/adc_ctrl-sim-vcs/coverage/default/41.adc_ctrl_stress_all.3083168386 Oct 14 11:28:54 PM UTC 24 Oct 14 11:37:23 PM UTC 24 162969562384 ps
T722 /workspaces/repo/scratch/os_regression_2024_10_14/adc_ctrl-sim-vcs/coverage/default/41.adc_ctrl_filters_polled_fixed.220095894 Oct 14 11:27:28 PM UTC 24 Oct 14 11:37:25 PM UTC 24 327304328446 ps
T723 /workspaces/repo/scratch/os_regression_2024_10_14/adc_ctrl-sim-vcs/coverage/default/43.adc_ctrl_filters_polled.3300113369 Oct 14 11:31:31 PM UTC 24 Oct 14 11:37:26 PM UTC 24 487810669734 ps
T724 /workspaces/repo/scratch/os_regression_2024_10_14/adc_ctrl-sim-vcs/coverage/default/45.adc_ctrl_lowpower_counter.2280692032 Oct 14 11:35:05 PM UTC 24 Oct 14 11:37:27 PM UTC 24 46177899287 ps
T725 /workspaces/repo/scratch/os_regression_2024_10_14/adc_ctrl-sim-vcs/coverage/default/44.adc_ctrl_filters_wakeup_fixed.4175869525 Oct 14 11:33:38 PM UTC 24 Oct 14 11:37:37 PM UTC 24 591229657915 ps
T342 /workspaces/repo/scratch/os_regression_2024_10_14/adc_ctrl-sim-vcs/coverage/default/39.adc_ctrl_filters_interrupt.505833159 Oct 14 11:24:52 PM UTC 24 Oct 14 11:37:38 PM UTC 24 485772030942 ps
T726 /workspaces/repo/scratch/os_regression_2024_10_14/adc_ctrl-sim-vcs/coverage/default/47.adc_ctrl_poweron_counter.3661034626 Oct 14 11:37:39 PM UTC 24 Oct 14 11:37:47 PM UTC 24 3095666082 ps
T338 /workspaces/repo/scratch/os_regression_2024_10_14/adc_ctrl-sim-vcs/coverage/default/46.adc_ctrl_clock_gating.3186632533 Oct 14 11:35:59 PM UTC 24 Oct 14 11:37:59 PM UTC 24 338222857637 ps
T727 /workspaces/repo/scratch/os_regression_2024_10_14/adc_ctrl-sim-vcs/coverage/default/46.adc_ctrl_stress_all_with_rand_reset.1229980630 Oct 14 11:36:48 PM UTC 24 Oct 14 11:38:11 PM UTC 24 819184119536 ps
T358 /workspaces/repo/scratch/os_regression_2024_10_14/adc_ctrl-sim-vcs/coverage/default/45.adc_ctrl_filters_both.2856006730 Oct 14 11:34:44 PM UTC 24 Oct 14 11:38:12 PM UTC 24 368311188513 ps
T728 /workspaces/repo/scratch/os_regression_2024_10_14/adc_ctrl-sim-vcs/coverage/default/47.adc_ctrl_lowpower_counter.3194593107 Oct 14 11:37:47 PM UTC 24 Oct 14 11:38:12 PM UTC 24 21282066544 ps
T729 /workspaces/repo/scratch/os_regression_2024_10_14/adc_ctrl-sim-vcs/coverage/default/47.adc_ctrl_alert_test.2204191951 Oct 14 11:38:12 PM UTC 24 Oct 14 11:38:15 PM UTC 24 292859896 ps
T730 /workspaces/repo/scratch/os_regression_2024_10_14/adc_ctrl-sim-vcs/coverage/default/42.adc_ctrl_filters_interrupt_fixed.3867147843 Oct 14 11:29:35 PM UTC 24 Oct 14 11:38:16 PM UTC 24 324640080246 ps
T218 /workspaces/repo/scratch/os_regression_2024_10_14/adc_ctrl-sim-vcs/coverage/default/47.adc_ctrl_stress_all_with_rand_reset.2089705708 Oct 14 11:38:11 PM UTC 24 Oct 14 11:38:24 PM UTC 24 2808310676 ps
T731 /workspaces/repo/scratch/os_regression_2024_10_14/adc_ctrl-sim-vcs/coverage/default/39.adc_ctrl_filters_interrupt_fixed.1614326106 Oct 14 11:24:56 PM UTC 24 Oct 14 11:38:26 PM UTC 24 329384630951 ps
T732 /workspaces/repo/scratch/os_regression_2024_10_14/adc_ctrl-sim-vcs/coverage/default/48.adc_ctrl_smoke.2013970846 Oct 14 11:38:17 PM UTC 24 Oct 14 11:38:41 PM UTC 24 5572824191 ps
T733 /workspaces/repo/scratch/os_regression_2024_10_14/adc_ctrl-sim-vcs/coverage/default/42.adc_ctrl_clock_gating.352179173 Oct 14 11:30:20 PM UTC 24 Oct 14 11:38:49 PM UTC 24 181393470716 ps
T366 /workspaces/repo/scratch/os_regression_2024_10_14/adc_ctrl-sim-vcs/coverage/default/42.adc_ctrl_fsm_reset.623195314 Oct 14 11:31:09 PM UTC 24 Oct 14 11:38:53 PM UTC 24 79215719273 ps
T734 /workspaces/repo/scratch/os_regression_2024_10_14/adc_ctrl-sim-vcs/coverage/default/43.adc_ctrl_fsm_reset.1846694632 Oct 14 11:32:21 PM UTC 24 Oct 14 11:39:02 PM UTC 24 75616079404 ps
T735 /workspaces/repo/scratch/os_regression_2024_10_14/adc_ctrl-sim-vcs/coverage/default/41.adc_ctrl_fsm_reset.1358080692 Oct 14 11:28:34 PM UTC 24 Oct 14 11:39:07 PM UTC 24 94589778082 ps
T279 /workspaces/repo/scratch/os_regression_2024_10_14/adc_ctrl-sim-vcs/coverage/default/27.adc_ctrl_filters_wakeup.4183855378 Oct 14 11:05:15 PM UTC 24 Oct 14 11:39:14 PM UTC 24 614192401898 ps
T736 /workspaces/repo/scratch/os_regression_2024_10_14/adc_ctrl-sim-vcs/coverage/default/42.adc_ctrl_filters_polled_fixed.718911653 Oct 14 11:29:12 PM UTC 24 Oct 14 11:39:16 PM UTC 24 497600298174 ps
T341 /workspaces/repo/scratch/os_regression_2024_10_14/adc_ctrl-sim-vcs/coverage/default/42.adc_ctrl_filters_both.2591665419 Oct 14 11:30:24 PM UTC 24 Oct 14 11:39:20 PM UTC 24 518645342967 ps
T737 /workspaces/repo/scratch/os_regression_2024_10_14/adc_ctrl-sim-vcs/coverage/default/43.adc_ctrl_filters_interrupt_fixed.2321501579 Oct 14 11:32:01 PM UTC 24 Oct 14 11:39:23 PM UTC 24 163493484186 ps
T738 /workspaces/repo/scratch/os_regression_2024_10_14/adc_ctrl-sim-vcs/coverage/default/44.adc_ctrl_filters_polled.348440498 Oct 14 11:32:47 PM UTC 24 Oct 14 11:39:24 PM UTC 24 492039891657 ps
T739 /workspaces/repo/scratch/os_regression_2024_10_14/adc_ctrl-sim-vcs/coverage/default/48.adc_ctrl_poweron_counter.1924085593 Oct 14 11:39:14 PM UTC 24 Oct 14 11:39:26 PM UTC 24 5122994926 ps
T740 /workspaces/repo/scratch/os_regression_2024_10_14/adc_ctrl-sim-vcs/coverage/default/38.adc_ctrl_filters_wakeup.3839924334 Oct 14 11:23:18 PM UTC 24 Oct 14 11:39:27 PM UTC 24 358182198964 ps
T741 /workspaces/repo/scratch/os_regression_2024_10_14/adc_ctrl-sim-vcs/coverage/default/48.adc_ctrl_alert_test.2677856201 Oct 14 11:39:28 PM UTC 24 Oct 14 11:39:32 PM UTC 24 482633238 ps
T742 /workspaces/repo/scratch/os_regression_2024_10_14/adc_ctrl-sim-vcs/coverage/default/49.adc_ctrl_smoke.483428985 Oct 14 11:39:28 PM UTC 24 Oct 14 11:39:43 PM UTC 24 5983086292 ps
T743 /workspaces/repo/scratch/os_regression_2024_10_14/adc_ctrl-sim-vcs/coverage/default/43.adc_ctrl_filters_interrupt.148542973 Oct 14 11:31:45 PM UTC 24 Oct 14 11:39:47 PM UTC 24 485762959817 ps
T744 /workspaces/repo/scratch/os_regression_2024_10_14/adc_ctrl-sim-vcs/coverage/default/42.adc_ctrl_filters_wakeup.3150603280 Oct 14 11:29:42 PM UTC 24 Oct 14 11:39:53 PM UTC 24 513386985701 ps
T327 /workspaces/repo/scratch/os_regression_2024_10_14/adc_ctrl-sim-vcs/coverage/default/48.adc_ctrl_stress_all_with_rand_reset.3199472518 Oct 14 11:39:24 PM UTC 24 Oct 14 11:39:54 PM UTC 24 12734954090 ps
T745 /workspaces/repo/scratch/os_regression_2024_10_14/adc_ctrl-sim-vcs/coverage/default/46.adc_ctrl_filters_interrupt.2297872654 Oct 14 11:35:25 PM UTC 24 Oct 14 11:40:06 PM UTC 24 167569703848 ps
T335 /workspaces/repo/scratch/os_regression_2024_10_14/adc_ctrl-sim-vcs/coverage/default/45.adc_ctrl_clock_gating.1168801557 Oct 14 11:34:37 PM UTC 24 Oct 14 11:40:08 PM UTC 24 368490122008 ps
T746 /workspaces/repo/scratch/os_regression_2024_10_14/adc_ctrl-sim-vcs/coverage/default/46.adc_ctrl_filters_polled.158960851 Oct 14 11:35:19 PM UTC 24 Oct 14 11:40:09 PM UTC 24 327045457213 ps
T747 /workspaces/repo/scratch/os_regression_2024_10_14/adc_ctrl-sim-vcs/coverage/default/46.adc_ctrl_filters_polled_fixed.2203772544 Oct 14 11:35:24 PM UTC 24 Oct 14 11:40:26 PM UTC 24 492993832772 ps
T748 /workspaces/repo/scratch/os_regression_2024_10_14/adc_ctrl-sim-vcs/coverage/default/48.adc_ctrl_lowpower_counter.1506152772 Oct 14 11:39:17 PM UTC 24 Oct 14 11:40:31 PM UTC 24 31941837731 ps
T749 /workspaces/repo/scratch/os_regression_2024_10_14/adc_ctrl-sim-vcs/coverage/default/49.adc_ctrl_poweron_counter.3089493597 Oct 14 11:40:27 PM UTC 24 Oct 14 11:40:48 PM UTC 24 4380648416 ps
T235 /workspaces/repo/scratch/os_regression_2024_10_14/adc_ctrl-sim-vcs/coverage/default/39.adc_ctrl_stress_all.75213111 Oct 14 11:25:18 PM UTC 24 Oct 14 11:40:51 PM UTC 24 334631314488 ps
T750 /workspaces/repo/scratch/os_regression_2024_10_14/adc_ctrl-sim-vcs/coverage/default/47.adc_ctrl_filters_interrupt.2369855756 Oct 14 11:37:10 PM UTC 24 Oct 14 11:40:56 PM UTC 24 326818763651 ps
T751 /workspaces/repo/scratch/os_regression_2024_10_14/adc_ctrl-sim-vcs/coverage/default/36.adc_ctrl_filters_interrupt_fixed.3750919130 Oct 14 11:20:20 PM UTC 24 Oct 14 11:40:59 PM UTC 24 488481308248 ps
T259 /workspaces/repo/scratch/os_regression_2024_10_14/adc_ctrl-sim-vcs/coverage/default/30.adc_ctrl_stress_all.794818842 Oct 14 11:12:36 PM UTC 24 Oct 14 11:40:59 PM UTC 24 308077131867 ps
T752 /workspaces/repo/scratch/os_regression_2024_10_14/adc_ctrl-sim-vcs/coverage/default/49.adc_ctrl_alert_test.3860347510 Oct 14 11:41:00 PM UTC 24 Oct 14 11:41:03 PM UTC 24 283956696 ps
T87 /workspaces/repo/scratch/os_regression_2024_10_14/adc_ctrl-sim-vcs/coverage/default/49.adc_ctrl_stress_all_with_rand_reset.175922468 Oct 14 11:40:52 PM UTC 24 Oct 14 11:41:06 PM UTC 24 5449004099 ps
T89 /workspaces/repo/scratch/os_regression_2024_10_14/adc_ctrl-sim-vcs/coverage/default/49.adc_ctrl_filters_polled_fixed.528809812 Oct 14 11:39:44 PM UTC 24 Oct 14 11:41:11 PM UTC 24 162626604612 ps
T90 /workspaces/repo/scratch/os_regression_2024_10_14/adc_ctrl-sim-vcs/coverage/default/48.adc_ctrl_filters_interrupt_fixed.2099041980 Oct 14 11:38:42 PM UTC 24 Oct 14 11:41:11 PM UTC 24 496421417523 ps
T91 /workspaces/repo/scratch/os_regression_2024_10_14/adc_ctrl-sim-vcs/coverage/default/49.adc_ctrl_filters_interrupt.1377027704 Oct 14 11:39:48 PM UTC 24 Oct 14 11:41:17 PM UTC 24 326884604089 ps
T92 /workspaces/repo/scratch/os_regression_2024_10_14/adc_ctrl-sim-vcs/coverage/default/45.adc_ctrl_filters_interrupt.2870371238 Oct 14 11:34:24 PM UTC 24 Oct 14 11:41:21 PM UTC 24 169393881941 ps
T93 /workspaces/repo/scratch/os_regression_2024_10_14/adc_ctrl-sim-vcs/coverage/default/37.adc_ctrl_fsm_reset.1328460556 Oct 14 11:22:30 PM UTC 24 Oct 14 11:41:21 PM UTC 24 136222334446 ps
T94 /workspaces/repo/scratch/os_regression_2024_10_14/adc_ctrl-sim-vcs/coverage/default/49.adc_ctrl_lowpower_counter.1851533422 Oct 14 11:40:32 PM UTC 24 Oct 14 11:41:35 PM UTC 24 23973882820 ps
T95 /workspaces/repo/scratch/os_regression_2024_10_14/adc_ctrl-sim-vcs/coverage/default/44.adc_ctrl_filters_both.3060595474 Oct 14 11:33:45 PM UTC 24 Oct 14 11:41:57 PM UTC 24 167140073468 ps
T96 /workspaces/repo/scratch/os_regression_2024_10_14/adc_ctrl-sim-vcs/coverage/default/45.adc_ctrl_filters_interrupt_fixed.1046960651 Oct 14 11:34:27 PM UTC 24 Oct 14 11:42:04 PM UTC 24 163649471352 ps
T97 /workspaces/repo/scratch/os_regression_2024_10_14/adc_ctrl-sim-vcs/coverage/default/47.adc_ctrl_filters_wakeup_fixed.2150405065 Oct 14 11:37:27 PM UTC 24 Oct 14 11:42:11 PM UTC 24 387613467641 ps
T753 /workspaces/repo/scratch/os_regression_2024_10_14/adc_ctrl-sim-vcs/coverage/default/47.adc_ctrl_filters_wakeup.1422733545 Oct 14 11:37:26 PM UTC 24 Oct 14 11:42:30 PM UTC 24 354726455348 ps
T311 /workspaces/repo/scratch/os_regression_2024_10_14/adc_ctrl-sim-vcs/coverage/default/44.adc_ctrl_clock_gating.1776903834 Oct 14 11:33:38 PM UTC 24 Oct 14 11:42:41 PM UTC 24 478659593548 ps
T754 /workspaces/repo/scratch/os_regression_2024_10_14/adc_ctrl-sim-vcs/coverage/default/40.adc_ctrl_filters_both.2344856019 Oct 14 11:26:46 PM UTC 24 Oct 14 11:42:46 PM UTC 24 367590097039 ps
T755 /workspaces/repo/scratch/os_regression_2024_10_14/adc_ctrl-sim-vcs/coverage/default/49.adc_ctrl_filters_polled.2501265347 Oct 14 11:39:33 PM UTC 24 Oct 14 11:42:55 PM UTC 24 328756542814 ps
T756 /workspaces/repo/scratch/os_regression_2024_10_14/adc_ctrl-sim-vcs/coverage/default/46.adc_ctrl_filters_both.2534696640 Oct 14 11:36:18 PM UTC 24 Oct 14 11:43:02 PM UTC 24 163755324619 ps
T757 /workspaces/repo/scratch/os_regression_2024_10_14/adc_ctrl-sim-vcs/coverage/default/45.adc_ctrl_fsm_reset.1998780472 Oct 14 11:35:05 PM UTC 24 Oct 14 11:43:09 PM UTC 24 119408769475 ps
T350 /workspaces/repo/scratch/os_regression_2024_10_14/adc_ctrl-sim-vcs/coverage/default/48.adc_ctrl_filters_interrupt.3399727225 Oct 14 11:38:27 PM UTC 24 Oct 14 11:44:12 PM UTC 24 326190125533 ps
T758 /workspaces/repo/scratch/os_regression_2024_10_14/adc_ctrl-sim-vcs/coverage/default/47.adc_ctrl_stress_all.3283669203 Oct 14 11:38:12 PM UTC 24 Oct 14 11:44:17 PM UTC 24 167619295722 ps
T759 /workspaces/repo/scratch/os_regression_2024_10_14/adc_ctrl-sim-vcs/coverage/default/46.adc_ctrl_stress_all.1375321230 Oct 14 11:36:49 PM UTC 24 Oct 14 11:44:26 PM UTC 24 164368573814 ps
T760 /workspaces/repo/scratch/os_regression_2024_10_14/adc_ctrl-sim-vcs/coverage/default/47.adc_ctrl_clock_gating.1205414629 Oct 14 11:37:28 PM UTC 24 Oct 14 11:45:30 PM UTC 24 335330739349 ps
T761 /workspaces/repo/scratch/os_regression_2024_10_14/adc_ctrl-sim-vcs/coverage/default/46.adc_ctrl_filters_wakeup_fixed.1663030813 Oct 14 11:35:43 PM UTC 24 Oct 14 11:45:32 PM UTC 24 610481935964 ps
T762 /workspaces/repo/scratch/os_regression_2024_10_14/adc_ctrl-sim-vcs/coverage/default/44.adc_ctrl_filters_polled_fixed.4101380288 Oct 14 11:32:56 PM UTC 24 Oct 14 11:45:49 PM UTC 24 495720212463 ps
T763 /workspaces/repo/scratch/os_regression_2024_10_14/adc_ctrl-sim-vcs/coverage/default/45.adc_ctrl_stress_all.1562531814 Oct 14 11:35:09 PM UTC 24 Oct 14 11:45:51 PM UTC 24 414627406524 ps
T764 /workspaces/repo/scratch/os_regression_2024_10_14/adc_ctrl-sim-vcs/coverage/default/49.adc_ctrl_filters_wakeup_fixed.1304632062 Oct 14 11:40:07 PM UTC 24 Oct 14 11:46:22 PM UTC 24 588144625265 ps
T369 /workspaces/repo/scratch/os_regression_2024_10_14/adc_ctrl-sim-vcs/coverage/default/47.adc_ctrl_fsm_reset.3974564364 Oct 14 11:38:00 PM UTC 24 Oct 14 11:46:33 PM UTC 24 93132956562 ps
T765 /workspaces/repo/scratch/os_regression_2024_10_14/adc_ctrl-sim-vcs/coverage/default/45.adc_ctrl_filters_wakeup_fixed.3676017924 Oct 14 11:34:33 PM UTC 24 Oct 14 11:46:41 PM UTC 24 400620251527 ps
T766 /workspaces/repo/scratch/os_regression_2024_10_14/adc_ctrl-sim-vcs/coverage/default/45.adc_ctrl_filters_polled_fixed.381266929 Oct 14 11:34:15 PM UTC 24 Oct 14 11:47:02 PM UTC 24 320205363151 ps
T767 /workspaces/repo/scratch/os_regression_2024_10_14/adc_ctrl-sim-vcs/coverage/default/46.adc_ctrl_fsm_reset.2303132723 Oct 14 11:36:34 PM UTC 24 Oct 14 11:47:06 PM UTC 24 137633575493 ps
T768 /workspaces/repo/scratch/os_regression_2024_10_14/adc_ctrl-sim-vcs/coverage/default/39.adc_ctrl_clock_gating.1853381167 Oct 14 11:24:58 PM UTC 24 Oct 14 11:47:34 PM UTC 24 495897660063 ps
T360 /workspaces/repo/scratch/os_regression_2024_10_14/adc_ctrl-sim-vcs/coverage/default/47.adc_ctrl_filters_polled.2378458 Oct 14 11:36:57 PM UTC 24 Oct 14 11:47:52 PM UTC 24 492810163360 ps
T769 /workspaces/repo/scratch/os_regression_2024_10_14/adc_ctrl-sim-vcs/coverage/default/44.adc_ctrl_fsm_reset.974429063 Oct 14 11:33:53 PM UTC 24 Oct 14 11:48:15 PM UTC 24 139569448420 ps
T770 /workspaces/repo/scratch/os_regression_2024_10_14/adc_ctrl-sim-vcs/coverage/default/40.adc_ctrl_filters_polled_fixed.1875041413 Oct 14 11:25:40 PM UTC 24 Oct 14 11:48:17 PM UTC 24 497716491965 ps
T355 /workspaces/repo/scratch/os_regression_2024_10_14/adc_ctrl-sim-vcs/coverage/default/40.adc_ctrl_filters_wakeup.1675883219 Oct 14 11:26:35 PM UTC 24 Oct 14 11:48:18 PM UTC 24 514358861304 ps
T771 /workspaces/repo/scratch/os_regression_2024_10_14/adc_ctrl-sim-vcs/coverage/default/42.adc_ctrl_filters_polled.2610716173 Oct 14 11:29:04 PM UTC 24 Oct 14 11:48:58 PM UTC 24 485647357295 ps
T772 /workspaces/repo/scratch/os_regression_2024_10_14/adc_ctrl-sim-vcs/coverage/default/44.adc_ctrl_filters_interrupt.3654136231 Oct 14 11:33:05 PM UTC 24 Oct 14 11:49:01 PM UTC 24 323649039900 ps
T773 /workspaces/repo/scratch/os_regression_2024_10_14/adc_ctrl-sim-vcs/coverage/default/49.adc_ctrl_filters_both.4154294503 Oct 14 11:40:10 PM UTC 24 Oct 14 11:49:02 PM UTC 24 350076706984 ps
T774 /workspaces/repo/scratch/os_regression_2024_10_14/adc_ctrl-sim-vcs/coverage/default/47.adc_ctrl_filters_both.2335467903 Oct 14 11:37:38 PM UTC 24 Oct 14 11:49:04 PM UTC 24 527538994364 ps
T775 /workspaces/repo/scratch/os_regression_2024_10_14/adc_ctrl-sim-vcs/coverage/default/41.adc_ctrl_filters_interrupt_fixed.1095801020 Oct 14 11:27:41 PM UTC 24 Oct 14 11:49:16 PM UTC 24 493707526641 ps
T776 /workspaces/repo/scratch/os_regression_2024_10_14/adc_ctrl-sim-vcs/coverage/default/33.adc_ctrl_stress_all.3578426446 Oct 14 11:16:58 PM UTC 24 Oct 14 11:49:43 PM UTC 24 533008936071 ps
T777 /workspaces/repo/scratch/os_regression_2024_10_14/adc_ctrl-sim-vcs/coverage/default/46.adc_ctrl_filters_interrupt_fixed.3825042276 Oct 14 11:35:25 PM UTC 24 Oct 14 11:50:03 PM UTC 24 329101942288 ps
T778 /workspaces/repo/scratch/os_regression_2024_10_14/adc_ctrl-sim-vcs/coverage/default/44.adc_ctrl_stress_all.2161226247 Oct 14 11:33:59 PM UTC 24 Oct 14 11:50:16 PM UTC 24 249178323949 ps
T354 /workspaces/repo/scratch/os_regression_2024_10_14/adc_ctrl-sim-vcs/coverage/default/49.adc_ctrl_clock_gating.456637008 Oct 14 11:40:09 PM UTC 24 Oct 14 11:50:31 PM UTC 24 536698984951 ps
T779 /workspaces/repo/scratch/os_regression_2024_10_14/adc_ctrl-sim-vcs/coverage/default/49.adc_ctrl_fsm_reset.279772218 Oct 14 11:40:49 PM UTC 24 Oct 14 11:50:34 PM UTC 24 127205911264 ps
T780 /workspaces/repo/scratch/os_regression_2024_10_14/adc_ctrl-sim-vcs/coverage/default/48.adc_ctrl_fsm_reset.2467284940 Oct 14 11:39:20 PM UTC 24 Oct 14 11:50:43 PM UTC 24 134852205614 ps
T781 /workspaces/repo/scratch/os_regression_2024_10_14/adc_ctrl-sim-vcs/coverage/default/46.adc_ctrl_filters_wakeup.1921681609 Oct 14 11:35:28 PM UTC 24 Oct 14 11:51:27 PM UTC 24 407310945970 ps
T782 /workspaces/repo/scratch/os_regression_2024_10_14/adc_ctrl-sim-vcs/coverage/default/48.adc_ctrl_filters_polled.611240466 Oct 14 11:38:17 PM UTC 24 Oct 14 11:51:33 PM UTC 24 334638096384 ps
T783 /workspaces/repo/scratch/os_regression_2024_10_14/adc_ctrl-sim-vcs/coverage/default/39.adc_ctrl_filters_wakeup_fixed.2712044553 Oct 14 11:24:58 PM UTC 24 Oct 14 11:51:44 PM UTC 24 616451712056 ps
T784 /workspaces/repo/scratch/os_regression_2024_10_14/adc_ctrl-sim-vcs/coverage/default/43.adc_ctrl_stress_all.2067647013 Oct 14 11:32:36 PM UTC 24 Oct 14 11:51:48 PM UTC 24 504728116727 ps
T785 /workspaces/repo/scratch/os_regression_2024_10_14/adc_ctrl-sim-vcs/coverage/default/48.adc_ctrl_filters_polled_fixed.1975487718 Oct 14 11:38:26 PM UTC 24 Oct 14 11:52:01 PM UTC 24 326396319536 ps
T316 /workspaces/repo/scratch/os_regression_2024_10_14/adc_ctrl-sim-vcs/coverage/default/45.adc_ctrl_filters_wakeup.988482012 Oct 14 11:34:29 PM UTC 24 Oct 14 11:52:22 PM UTC 24 562033783962 ps
T786 /workspaces/repo/scratch/os_regression_2024_10_14/adc_ctrl-sim-vcs/coverage/default/48.adc_ctrl_filters_wakeup_fixed.1634966725 Oct 14 11:38:54 PM UTC 24 Oct 14 11:52:30 PM UTC 24 607542138114 ps
T787 /workspaces/repo/scratch/os_regression_2024_10_14/adc_ctrl-sim-vcs/coverage/default/47.adc_ctrl_filters_polled_fixed.4104921323 Oct 14 11:37:04 PM UTC 24 Oct 14 11:52:33 PM UTC 24 330960462947 ps
T345 /workspaces/repo/scratch/os_regression_2024_10_14/adc_ctrl-sim-vcs/coverage/default/49.adc_ctrl_stress_all.3017378217 Oct 14 11:40:57 PM UTC 24 Oct 14 11:52:53 PM UTC 24 568829264785 ps
T788 /workspaces/repo/scratch/os_regression_2024_10_14/adc_ctrl-sim-vcs/coverage/default/48.adc_ctrl_filters_both.2085919335 Oct 14 11:39:08 PM UTC 24 Oct 14 11:53:38 PM UTC 24 347298400980 ps
T789 /workspaces/repo/scratch/os_regression_2024_10_14/adc_ctrl-sim-vcs/coverage/default/48.adc_ctrl_stress_all.656367748 Oct 14 11:39:25 PM UTC 24 Oct 14 11:54:25 PM UTC 24 341673060206 ps
T320 /workspaces/repo/scratch/os_regression_2024_10_14/adc_ctrl-sim-vcs/coverage/default/49.adc_ctrl_filters_wakeup.1765943190 Oct 14 11:39:55 PM UTC 24 Oct 14 11:54:26 PM UTC 24 362743427138 ps
T790 /workspaces/repo/scratch/os_regression_2024_10_14/adc_ctrl-sim-vcs/coverage/default/49.adc_ctrl_filters_interrupt_fixed.2604946820 Oct 14 11:39:54 PM UTC 24 Oct 14 11:54:47 PM UTC 24 333537535012 ps
T791 /workspaces/repo/scratch/os_regression_2024_10_14/adc_ctrl-sim-vcs/coverage/default/48.adc_ctrl_clock_gating.3158863812 Oct 14 11:39:03 PM UTC 24 Oct 14 11:55:07 PM UTC 24 507299040198 ps
0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%