Unified Coverage Report :: Module :: edn_core

Module : edn_core

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
97.28	100.00	90.88			98.23	100.00

Source File(s) :
/workspace/default/sim-vcs/../src/lowrisc_ip_edn_0.1/rtl/edn_core.sv

Module self-instances :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
tb.dut.u_edn_core	97.28	100.00	90.88			98.23	100.00

---

Module Instance : tb.dut.u_edn_core

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
97.28	100.00	90.88			98.23	100.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
94.07	99.92	92.66	82.25	91.86	98.83	98.88

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
94.44		83.33	100.00			100.00	dut

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
gen_ep_blk[0].u_edn_ack_sm_ep	97.14	100.00	100.00		85.71	100.00	100.00
gen_ep_blk[0].u_prim_packer_fifo_ep	98.81	100.00	95.24			100.00	100.00
gen_ep_blk[1].u_edn_ack_sm_ep	97.14	100.00	100.00		85.71	100.00	100.00
gen_ep_blk[1].u_prim_packer_fifo_ep	98.81	100.00	95.24			100.00	100.00
gen_ep_blk[2].u_edn_ack_sm_ep	97.14	100.00	100.00		85.71	100.00	100.00
gen_ep_blk[2].u_prim_packer_fifo_ep	98.81	100.00	95.24			100.00	100.00
gen_ep_blk[3].u_edn_ack_sm_ep	97.14	100.00	100.00		85.71	100.00	100.00
gen_ep_blk[3].u_prim_packer_fifo_ep	98.81	100.00	95.24			100.00	100.00
gen_ep_blk[4].u_edn_ack_sm_ep	98.57	100.00	100.00		92.86	100.00	100.00
gen_ep_blk[4].u_prim_packer_fifo_ep	98.81	100.00	95.24			100.00	100.00
gen_ep_blk[5].u_edn_ack_sm_ep	97.14	100.00	100.00		85.71	100.00	100.00
gen_ep_blk[5].u_prim_packer_fifo_ep	98.81	100.00	95.24			100.00	100.00
gen_ep_blk[6].u_edn_ack_sm_ep	98.57	100.00	100.00		92.86	100.00	100.00
gen_ep_blk[6].u_prim_packer_fifo_ep	98.81	100.00	95.24			100.00	100.00
u_edn_main_sm	97.89	100.00	94.44		97.30	97.73	100.00
u_intr_hw_edn_cmd_req_done	100.00	100.00	100.00			100.00	100.00
u_intr_hw_edn_fatal_err	100.00	100.00	100.00			100.00	100.00
u_prim_arbiter_ppc_packer_arb	95.16	95.00	92.31			100.00	93.33
u_prim_count_max_reqs_cntr	70.30			70.30
u_prim_edge_detector_recov_alert	100.00	100.00	100.00			100.00
u_prim_fifo_sync_gencmd	98.38	100.00	91.89	100.00		100.00	100.00
u_prim_fifo_sync_rescmd	98.38	100.00	91.89	100.00		100.00	100.00
u_prim_mubi4_sync_auto_req_mode	100.00	100.00					100.00
u_prim_mubi4_sync_boot_req_mode	100.00	100.00					100.00
u_prim_mubi4_sync_cmd_fifo_rst	100.00	100.00					100.00
u_prim_mubi4_sync_edn_enable	100.00	100.00					100.00
u_prim_packer_fifo_cs	95.24	100.00	95.24			85.71	100.00

---

Since this is the module's only instance, the coverage report is the same as for the module.

Line Coverage for Module : edn_core

	Line No.	Total	Covered	Percent
TOTAL		262	262	100.00
ALWAYS	223	40	40	100.00
CONT_ASSIGN	302	1	1	100.00
CONT_ASSIGN	307	1	1	100.00
CONT_ASSIGN	314	1	1	100.00
CONT_ASSIGN	320	1	1	100.00
CONT_ASSIGN	322	1	1	100.00
CONT_ASSIGN	324	1	1	100.00
CONT_ASSIGN	326	1	1	100.00
CONT_ASSIGN	328	1	1	100.00
CONT_ASSIGN	331	1	1	100.00
CONT_ASSIGN	335	1	1	100.00
CONT_ASSIGN	339	1	1	100.00
CONT_ASSIGN	347	1	1	100.00
CONT_ASSIGN	350	1	1	100.00
CONT_ASSIGN	353	1	1	100.00
CONT_ASSIGN	356	1	1	100.00
CONT_ASSIGN	359	1	1	100.00
CONT_ASSIGN	361	1	1	100.00
CONT_ASSIGN	362	1	1	100.00
CONT_ASSIGN	367	1	1	100.00
CONT_ASSIGN	370	1	1	100.00
CONT_ASSIGN	373	1	1	100.00
CONT_ASSIGN	378	1	1	100.00
CONT_ASSIGN	378	1	1	100.00
CONT_ASSIGN	378	1	1	100.00
CONT_ASSIGN	378	1	1	100.00
CONT_ASSIGN	378	1	1	100.00
CONT_ASSIGN	378	1	1	100.00
CONT_ASSIGN	378	1	1	100.00
CONT_ASSIGN	378	1	1	100.00
CONT_ASSIGN	378	1	1	100.00
CONT_ASSIGN	378	1	1	100.00
CONT_ASSIGN	378	1	1	100.00
CONT_ASSIGN	378	1	1	100.00
CONT_ASSIGN	378	1	1	100.00
CONT_ASSIGN	378	1	1	100.00
CONT_ASSIGN	378	1	1	100.00
CONT_ASSIGN	378	1	1	100.00
CONT_ASSIGN	378	1	1	100.00
CONT_ASSIGN	378	1	1	100.00
CONT_ASSIGN	378	1	1	100.00
CONT_ASSIGN	378	1	1	100.00
CONT_ASSIGN	378	1	1	100.00
CONT_ASSIGN	378	1	1	100.00
CONT_ASSIGN	378	1	1	100.00
CONT_ASSIGN	378	1	1	100.00
CONT_ASSIGN	378	1	1	100.00
CONT_ASSIGN	378	1	1	100.00
CONT_ASSIGN	378	1	1	100.00
CONT_ASSIGN	378	1	1	100.00
CONT_ASSIGN	378	1	1	100.00
CONT_ASSIGN	378	1	1	100.00
CONT_ASSIGN	378	1	1	100.00
CONT_ASSIGN	382	1	1	100.00
CONT_ASSIGN	384	1	1	100.00
CONT_ASSIGN	385	1	1	100.00
CONT_ASSIGN	388	1	1	100.00
CONT_ASSIGN	407	1	1	100.00
CONT_ASSIGN	410	1	1	100.00
CONT_ASSIGN	414	1	1	100.00
CONT_ASSIGN	423	1	1	100.00
CONT_ASSIGN	424	1	1	100.00
CONT_ASSIGN	425	1	1	100.00
CONT_ASSIGN	426	1	1	100.00
CONT_ASSIGN	429	1	1	100.00
CONT_ASSIGN	429	1	1	100.00
CONT_ASSIGN	429	1	1	100.00
CONT_ASSIGN	429	1	1	100.00
CONT_ASSIGN	429	1	1	100.00
CONT_ASSIGN	429	1	1	100.00
CONT_ASSIGN	429	1	1	100.00
CONT_ASSIGN	429	1	1	100.00
CONT_ASSIGN	429	1	1	100.00
CONT_ASSIGN	429	1	1	100.00
CONT_ASSIGN	429	1	1	100.00
CONT_ASSIGN	429	1	1	100.00
CONT_ASSIGN	429	1	1	100.00
CONT_ASSIGN	429	1	1	100.00
CONT_ASSIGN	429	1	1	100.00
CONT_ASSIGN	429	1	1	100.00
CONT_ASSIGN	429	1	1	100.00
CONT_ASSIGN	429	1	1	100.00
CONT_ASSIGN	429	1	1	100.00
CONT_ASSIGN	444	1	1	100.00
CONT_ASSIGN	445	1	1	100.00
CONT_ASSIGN	446	1	1	100.00
CONT_ASSIGN	447	1	1	100.00
CONT_ASSIGN	450	1	1	100.00
CONT_ASSIGN	450	1	1	100.00
CONT_ASSIGN	450	1	1	100.00
CONT_ASSIGN	464	1	1	100.00
CONT_ASSIGN	471	1	1	100.00
CONT_ASSIGN	472	1	1	100.00
CONT_ASSIGN	473	1	1	100.00
CONT_ASSIGN	474	1	1	100.00
CONT_ASSIGN	475	1	1	100.00
CONT_ASSIGN	490	1	1	100.00
CONT_ASSIGN	491	1	1	100.00
CONT_ASSIGN	493	1	1	100.00
CONT_ASSIGN	494	1	1	100.00
CONT_ASSIGN	496	1	1	100.00
CONT_ASSIGN	497	1	1	100.00
CONT_ASSIGN	499	1	1	100.00
CONT_ASSIGN	500	1	1	100.00
CONT_ASSIGN	502	1	1	100.00
CONT_ASSIGN	503	1	1	100.00
CONT_ASSIGN	504	1	1	100.00
CONT_ASSIGN	507	1	1	100.00
CONT_ASSIGN	516	1	1	100.00
CONT_ASSIGN	523	1	1	100.00
CONT_ASSIGN	527	1	1	100.00
CONT_ASSIGN	543	1	1	100.00
CONT_ASSIGN	550	1	1	100.00
CONT_ASSIGN	558	1	1	100.00
CONT_ASSIGN	560	1	1	100.00
CONT_ASSIGN	565	1	1	100.00
CONT_ASSIGN	566	1	1	100.00
CONT_ASSIGN	570	1	1	100.00
CONT_ASSIGN	581	1	1	100.00
CONT_ASSIGN	582	1	1	100.00
CONT_ASSIGN	593	1	1	100.00
CONT_ASSIGN	594	1	1	100.00
CONT_ASSIGN	602	1	1	100.00
CONT_ASSIGN	603	1	1	100.00
CONT_ASSIGN	612	1	1	100.00
CONT_ASSIGN	613	1	1	100.00
CONT_ASSIGN	615	1	1	100.00
CONT_ASSIGN	621	1	1	100.00
CONT_ASSIGN	622	1	1	100.00
CONT_ASSIGN	629	1	1	100.00
CONT_ASSIGN	630	1	1	100.00
CONT_ASSIGN	637	1	1	100.00
CONT_ASSIGN	638	1	1	100.00
CONT_ASSIGN	649	1	1	100.00
CONT_ASSIGN	650	1	1	100.00
CONT_ASSIGN	660	1	1	100.00
CONT_ASSIGN	661	1	1	100.00
CONT_ASSIGN	690	1	1	100.00
CONT_ASSIGN	692	1	1	100.00
CONT_ASSIGN	696	1	1	100.00
CONT_ASSIGN	700	1	1	100.00
CONT_ASSIGN	702	1	1	100.00
CONT_ASSIGN	704	1	1	100.00
CONT_ASSIGN	733	1	1	100.00
CONT_ASSIGN	735	1	1	100.00
CONT_ASSIGN	739	1	1	100.00
CONT_ASSIGN	743	1	1	100.00
CONT_ASSIGN	745	1	1	100.00
CONT_ASSIGN	747	1	1	100.00
CONT_ASSIGN	807	1	1	100.00
CONT_ASSIGN	811	1	1	100.00
CONT_ASSIGN	814	1	1	100.00
CONT_ASSIGN	824	1	1	100.00
CONT_ASSIGN	829	1	1	100.00
CONT_ASSIGN	835	1	1	100.00
CONT_ASSIGN	836	1	1	100.00
CONT_ASSIGN	837	1	1	100.00
CONT_ASSIGN	838	1	1	100.00
CONT_ASSIGN	841	1	1	100.00
CONT_ASSIGN	877	1	1	100.00
CONT_ASSIGN	877	1	1	100.00
CONT_ASSIGN	877	1	1	100.00
CONT_ASSIGN	877	1	1	100.00
CONT_ASSIGN	877	1	1	100.00
CONT_ASSIGN	877	1	1	100.00
CONT_ASSIGN	877	1	1	100.00
CONT_ASSIGN	901	1	1	100.00
CONT_ASSIGN	902	1	1	100.00
CONT_ASSIGN	905	1	1	100.00
CONT_ASSIGN	906	1	1	100.00
CONT_ASSIGN	907	1	1	100.00
CONT_ASSIGN	908	1	1	100.00
CONT_ASSIGN	910	1	1	100.00
CONT_ASSIGN	925	1	1	100.00
CONT_ASSIGN	927	1	1	100.00
CONT_ASSIGN	929	1	1	100.00
CONT_ASSIGN	935	1	1	100.00
CONT_ASSIGN	938	1	1	100.00
CONT_ASSIGN	939	1	1	100.00
CONT_ASSIGN	963	1	1	100.00
CONT_ASSIGN	963	1	1	100.00
CONT_ASSIGN	963	1	1	100.00
CONT_ASSIGN	963	1	1	100.00
CONT_ASSIGN	963	1	1	100.00
CONT_ASSIGN	963	1	1	100.00
CONT_ASSIGN	963	1	1	100.00
CONT_ASSIGN	964	1	1	100.00
CONT_ASSIGN	964	1	1	100.00
CONT_ASSIGN	964	1	1	100.00
CONT_ASSIGN	964	1	1	100.00
CONT_ASSIGN	964	1	1	100.00
CONT_ASSIGN	964	1	1	100.00
CONT_ASSIGN	964	1	1	100.00
CONT_ASSIGN	967	1	1	100.00
CONT_ASSIGN	967	1	1	100.00
CONT_ASSIGN	967	1	1	100.00
CONT_ASSIGN	967	1	1	100.00
CONT_ASSIGN	967	1	1	100.00
CONT_ASSIGN	967	1	1	100.00
CONT_ASSIGN	967	1	1	100.00
CONT_ASSIGN	970	1	1	100.00
CONT_ASSIGN	970	1	1	100.00
CONT_ASSIGN	970	1	1	100.00
CONT_ASSIGN	970	1	1	100.00
CONT_ASSIGN	970	1	1	100.00
CONT_ASSIGN	970	1	1	100.00
CONT_ASSIGN	970	1	1	100.00
CONT_ASSIGN	973	1	1	100.00
CONT_ASSIGN	973	1	1	100.00
CONT_ASSIGN	973	1	1	100.00
CONT_ASSIGN	973	1	1	100.00
CONT_ASSIGN	973	1	1	100.00
CONT_ASSIGN	973	1	1	100.00
CONT_ASSIGN	973	1	1	100.00
CONT_ASSIGN	974	1	1	100.00
CONT_ASSIGN	974	1	1	100.00
CONT_ASSIGN	974	1	1	100.00
CONT_ASSIGN	974	1	1	100.00
CONT_ASSIGN	974	1	1	100.00
CONT_ASSIGN	974	1	1	100.00
CONT_ASSIGN	974	1	1	100.00
CONT_ASSIGN	994	1	1	100.00
CONT_ASSIGN	1012	1	1	100.00

WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_ip_edn_0.1/rtl/edn_core.sv' or '../src/lowrisc_ip_edn_0.1/rtl/edn_core.sv' was not found, so annotated line coverage report could not be generated.

Line No.	Covered	Statements
223	1	1
224	1	1
225	1	1
226	1	1
227	1	1
228	1	1
229	1	1
230	1	1
231	1	1
232	1	1
233	1	1
234	1	1
235	1	1
236	1	1
237	1	1
238	1	1
239	1	1
240	1	1
241	1	1
242	1	1
244	1	1
245	1	1
246	1	1
247	1	1
248	1	1
249	1	1
250	1	1
251	1	1
252	1	1
253	1	1
254	1	1
255	1	1
256	1	1
257	1	1
258	1	1
259	1	1
260	1	1
261	1	1
262	1	1
263	1	1
302	1	1
307	1	1
314	1	1
320	1	1
322	1	1
324	1	1
326	1	1
328	1	1
331	1	1
335	1	1
339	1	1
347	1	1
350	1	1
353	1	1
356	1	1
359	1	1
361	1	1
362	1	1
367	1	1
370	1	1
373	1	1
378	31	31
382	1	1
384	1	1
385	1	1
388	1	1
407	1	1
410	1	1
414	1	1
423	1	1
424	1	1
425	1	1
426	1	1
429	19	19
444	1	1
445	1	1
446	1	1
447	1	1
450	3	3
464	1	1
471	1	1
472	1	1
473	1	1
474	1	1
475	1	1
490	1	1
491	1	1
493	1	1
494	1	1
496	1	1
497	1	1
499	1	1
500	1	1
502	1	1
503	1	1
504	1	1
507	1	1
516	1	1
523	1	1
527	1	1
543	1	1
550	1	1
558	1	1
560	1	1
565	1	1
566	1	1
570	1	1
581	1	1
582	1	1
593	1	1
594	1	1
602	1	1
603	1	1
612	1	1
613	1	1
615	1	1
621	1	1
622	1	1
629	1	1
630	1	1
637	1	1
638	1	1
649	1	1
650	1	1
660	1	1
661	1	1
690	1	1
692	1	1
696	1	1
700	1	1
702	1	1
704	1	1
733	1	1
735	1	1
739	1	1
743	1	1
745	1	1
747	1	1
807	1	1
811	1	1
814	1	1
824	1	1
829	1	1
835	1	1
836	1	1
837	1	1
838	1	1
841	1	1
877	7	7
901	1	1
902	1	1
905	1	1
906	1	1
907	1	1
908	1	1
910	1	1
925	1	1
927	1	1
929	1	1
935	1	1
938	1	1
939	1	1
963	7	7
964	7	7
967	7	7
970	7	7
973	7	7
974	7	7
994	1	1
1012	1	1

---

Cond Coverage for Module : edn_core

	Total	Covered	Percent
Conditions	680	618	90.88
Logical	680	618	90.88
Non-Logical	0	0
Event	0	0

This module contains a very large number of conditions, so the report has been split into multiple pages, by source line number. Click on the line number range in the table below to see the condition coverage for that section of the module.

Line numbers	Percent
302-692	91.48
696-1012	89.74

---

Branch Coverage for Module : edn_core

	Line No.	Total	Covered	Percent
Branches		113	111	98.23
TERNARY	507	6	6	100.00
TERNARY	516	4	4	100.00
TERNARY	527	7	7	100.00
TERNARY	543	2	2	100.00
TERNARY	550	5	5	100.00
TERNARY	570	7	6	85.71
TERNARY	582	7	6	85.71
TERNARY	594	3	3	100.00
TERNARY	603	4	4	100.00
TERNARY	622	3	3	100.00
TERNARY	630	3	3	100.00
TERNARY	638	5	5	100.00
TERNARY	650	5	5	100.00
TERNARY	661	4	4	100.00
TERNARY	692	2	2	100.00
TERNARY	696	2	2	100.00
TERNARY	735	2	2	100.00
TERNARY	739	2	2	100.00
TERNARY	814	6	6	100.00
TERNARY	829	3	3	100.00
TERNARY	910	3	3	100.00
TERNARY	927	2	2	100.00
TERNARY	929	3	3	100.00
TERNARY	967	3	3	100.00
TERNARY	967	3	3	100.00
TERNARY	967	3	3	100.00
TERNARY	967	3	3	100.00
TERNARY	967	3	3	100.00
TERNARY	967	3	3	100.00
TERNARY	967	3	3	100.00
IF	223	2	2	100.00

WARNING: The source file /workspace/default/sim-vcs/../src/lowrisc_ip_edn_0.1/rtl/edn_core.sv' or '../src/lowrisc_ip_edn_0.1/rtl/edn_core.sv was not found/opened, so annotated branch coverage report could not be generated.

	LineNo.	Expression
-1-:	507	((!edn_enable_fo[CsrngCmdReq])) ? 
-2-:	507	(boot_wr_ins_cmd) ? 
-3-:	507	(boot_wr_gen_cmd) ? 
-4-:	507	(boot_wr_uni_cmd) ? 
-5-:	507	(sw_cmd_req_load) ? 

Branches:

-1-	-2-	-3-	-4-	-5-	Status	Tests
1	-	-	-	-	Covered	T1,T2,T3
0	1	-	-	-	Covered	T1,T2,T17
0	0	1	-	-	Covered	T1,T2,T24
0	0	0	1	-	Covered	T1,T2,T24
0	0	0	0	1	Covered	T1,T2,T3
0	0	0	0	0	Covered	T1,T2,T3

	LineNo.	Expression
-1-:	516	((!edn_enable_fo[CsrngCmdReqValid])) ? 
-2-:	516	(cs_cmd_handshake) ? 
-3-:	516	((((sw_cmd_req_load || boot_wr_ins_cmd) || boot_wr_gen_cmd) || boot_wr_uni_cmd)) ? 

Branches:

-1-	-2-	-3-	Status	Tests
1	-	-	Covered	T1,T2,T3
0	1	-	Covered	T1,T2,T3
0	0	1	Covered	T1,T2,T3
0	0	0	Covered	T1,T2,T3

	LineNo.	Expression
-1-:	527	((!edn_enable_fo[CsrngCmdReqOut])) ? 
-2-:	527	((send_rescmd || capt_rescmd_fifo_cnt)) ? 
-3-:	527	(sfifo_rescmd_pop) ? 
-4-:	527	((send_gencmd || capt_gencmd_fifo_cnt)) ? 
-5-:	527	(sfifo_gencmd_pop) ? 
-6-:	527	((cs_cmd_req_vld_q && (!cs_cmd_handshake))) ? 

Branches:

-1-	-2-	-3-	-4-	-5-	-6-	Status	Tests
1	-	-	-	-	-	Covered	T1,T2,T3
0	1	1	-	-	-	Covered	T3,T11,T15
0	1	0	-	-	-	Covered	T3,T11,T15
0	0	-	1	1	-	Covered	T3,T11,T15
0	0	-	1	0	-	Covered	T3,T11,T15
0	0	-	0	-	1	Covered	T1,T2,T3
0	0	-	0	-	0	Covered	T1,T2,T3

	LineNo.	Expression
-1-:	543	((!edn_enable_fo[CsrngCmdReqValidOut])) ? 

Branches:

-1-	Status	Tests
1	Covered	T1,T2,T3
0	Covered	T1,T2,T3

	LineNo.	Expression
-1-:	550	((!edn_enable_fo[CsrngCmdReqValidOut])) ? 
-2-:	550	(cmd_sent) ? 
-3-:	550	((send_rescmd || capt_rescmd_fifo_cnt)) ? 
-4-:	550	((send_gencmd || capt_gencmd_fifo_cnt)) ? 

Branches:

-1-	-2-	-3-	-4-	Status	Tests
1	-	-	-	Covered	T1,T2,T3
0	1	-	-	Covered	T3,T11,T15
0	0	1	-	Covered	T3,T11,T15
0	0	0	1	Covered	T3,T11,T15
0	0	0	0	Covered	T1,T2,T3

	LineNo.	Expression
-1-:	570	((!edn_enable_fo[SwCmdSts])) ? 
-2-:	570	((!sw_cmd_mode)) ? 
-3-:	570	(reject_csrng_entropy) ? 
-4-:	570	(sw_cmd_req_load) ? 
-5-:	570	(accept_sw_cmds_pulse) ? 
-6-:	570	(csrng_cmd_i.csrng_rsp_ack) ? 

Branches:

-1-	-2-	-3-	-4-	-5-	-6-	Status	Tests
1	-	-	-	-	-	Covered	T1,T2,T3
0	1	-	-	-	-	Covered	T1,T2,T3
0	0	1	-	-	-	Not Covered
0	0	0	1	-	-	Covered	T1,T2,T3
0	0	0	0	1	-	Covered	T1,T2,T3
0	0	0	0	0	1	Covered	T1,T2,T3
0	0	0	0	0	0	Covered	T1,T2,T3

	LineNo.	Expression
-1-:	582	((!edn_enable_fo[SwCmdSts])) ? 
-2-:	582	((!sw_cmd_mode)) ? 
-3-:	582	(reject_csrng_entropy) ? 
-4-:	582	(sw_cmd_req_load) ? 
-5-:	582	(accept_sw_cmds_pulse) ? 
-6-:	582	(cs_cmd_handshake) ? 

Branches:

-1-	-2-	-3-	-4-	-5-	-6-	Status	Tests
1	-	-	-	-	-	Covered	T1,T2,T3
0	1	-	-	-	-	Covered	T1,T2,T3
0	0	1	-	-	-	Not Covered
0	0	0	1	-	-	Covered	T1,T2,T3
0	0	0	0	1	-	Covered	T1,T2,T3
0	0	0	0	0	1	Covered	T1,T2,T3
0	0	0	0	0	0	Covered	T1,T2,T3

	LineNo.	Expression
-1-:	594	((!edn_enable_fo[SwCmdSts])) ? 
-2-:	594	(((csrng_cmd_i.csrng_rsp_ack && sw_cmd_mode) && (!reject_csrng_entropy))) ? 

Branches:

-1-	-2-	Status	Tests
1	-	Covered	T1,T2,T3
0	1	Covered	T1,T2,T3
0	0	Covered	T1,T2,T3

	LineNo.	Expression
-1-:	603	((!edn_enable_fo[SwCmdSts])) ? 
-2-:	603	(sw_cmd_req_load) ? 
-3-:	603	(((csrng_cmd_i.csrng_rsp_ack && sw_cmd_mode) && (!reject_csrng_entropy))) ? 

Branches:

-1-	-2-	-3-	Status	Tests
1	-	-	Covered	T1,T2,T3
0	1	-	Covered	T1,T2,T3
0	0	1	Covered	T1,T2,T3
0	0	0	Covered	T1,T2,T3

	LineNo.	Expression
-1-:	622	((main_sm_done_pulse || main_sm_idle)) ? 
-2-:	622	((boot_send_ins_cmd && cs_hw_cmd_handshake)) ? 

Branches:

-1-	-2-	Status	Tests
1	-	Covered	T1,T2,T3
0	1	Covered	T1,T2,T24
0	0	Covered	T1,T2,T3

	LineNo.	Expression
-1-:	630	((main_sm_done_pulse || main_sm_idle)) ? 
-2-:	630	((auto_req_mode_busy && cs_hw_cmd_handshake)) ? 

Branches:

-1-	-2-	Status	Tests
1	-	Covered	T1,T2,T3
0	1	Covered	T3,T11,T15
0	0	Covered	T1,T2,T3

	LineNo.	Expression
-1-:	638	((!edn_enable_fo[HwCmdSts])) ? 
-2-:	638	(((csrng_cmd_i.csrng_rsp_ack && (!sw_cmd_mode)) && (!reject_csrng_entropy))) ? 
-3-:	638	(reject_csrng_entropy) ? 
-4-:	638	(cs_hw_cmd_handshake) ? 

Branches:

-1-	-2-	-3-	-4-	Status	Tests
1	-	-	-	Covered	T1,T2,T3
0	1	-	-	Covered	T1,T2,T3
0	0	1	-	Covered	T17,T10,T11
0	0	0	1	Covered	T1,T2,T3
0	0	0	0	Covered	T1,T2,T3

	LineNo.	Expression
-1-:	650	((!edn_enable_fo[HwCmdSts])) ? 
-2-:	650	(((csrng_cmd_i.csrng_rsp_ack && (!sw_cmd_mode)) && (!reject_csrng_entropy))) ? 
-3-:	650	(reject_csrng_entropy) ? 
-4-:	650	(cs_hw_cmd_handshake) ? 

Branches:

-1-	-2-	-3-	-4-	Status	Tests
1	-	-	-	Covered	T1,T2,T3
0	1	-	-	Covered	T1,T2,T3
0	0	1	-	Covered	T17,T10,T11
0	0	0	1	Covered	T1,T2,T3
0	0	0	0	Covered	T1,T2,T3

	LineNo.	Expression
-1-:	661	((!edn_enable_fo[HwCmdSts])) ? 
-2-:	661	(reject_csrng_entropy) ? 
-3-:	661	(cs_hw_cmd_handshake_1st) ? 

Branches:

-1-	-2-	-3-	Status	Tests
1	-	-	Covered	T1,T2,T3
0	1	-	Covered	T17,T10,T11
0	0	1	Covered	T1,T2,T3
0	0	0	Covered	T1,T2,T3

	LineNo.	Expression
-1-:	692	(rescmd_handshake) ? 

Branches:

-1-	Status	Tests
1	Covered	T3,T11,T15
0	Covered	T1,T2,T3

	LineNo.	Expression
-1-:	696	(auto_req_mode_busy) ? 

Branches:

-1-	Status	Tests
1	Covered	T3,T11,T15
0	Covered	T1,T2,T3

	LineNo.	Expression
-1-:	735	(gencmd_handshake) ? 

Branches:

-1-	Status	Tests
1	Covered	T3,T11,T15
0	Covered	T1,T2,T3

	LineNo.	Expression
-1-:	739	(auto_req_mode_busy) ? 

Branches:

-1-	Status	Tests
1	Covered	T3,T11,T15
0	Covered	T1,T2,T3

	LineNo.	Expression
-1-:	814	((!edn_enable_fo[CmdFifoCnt])) ? 
-2-:	814	((cmd_fifo_rst_fo[3] || main_sm_done_pulse)) ? 
-3-:	814	(capt_gencmd_fifo_cnt) ? 
-4-:	814	(capt_rescmd_fifo_cnt) ? 
-5-:	814	((sfifo_gencmd_pop || sfifo_rescmd_pop)) ? 

Branches:

-1-	-2-	-3-	-4-	-5-	Status	Tests
1	-	-	-	-	Covered	T1,T2,T3
0	1	-	-	-	Covered	T1,T2,T3
0	0	1	-	-	Covered	T3,T11,T15
0	0	0	1	-	Covered	T3,T11,T15
0	0	0	0	1	Covered	T3,T15,T20
0	0	0	0	0	Covered	T1,T2,T3

	LineNo.	Expression
-1-:	829	((capt_gencmd_fifo_cnt || capt_rescmd_fifo_cnt)) ? 
-2-:	829	(cs_hw_cmd_handshake) ? 

Branches:

-1-	-2-	Status	Tests
1	-	Covered	T3,T11,T15
0	1	Covered	T1,T2,T3
0	0	Covered	T1,T2,T3

	LineNo.	Expression
-1-:	910	((!edn_enable_fo[CsrngFipsEn])) ? 
-2-:	910	((packer_cs_push && packer_cs_wready)) ? 

Branches:

-1-	-2-	Status	Tests
1	-	Covered	T1,T2,T3
0	1	Covered	T1,T2,T3
0	0	Covered	T1,T2,T3

	LineNo.	Expression
-1-:	927	(cs_rdata_capt_vld) ? 

Branches:

-1-	Status	Tests
1	Covered	T1,T2,T3
0	Covered	T1,T2,T3

	LineNo.	Expression
-1-:	929	((!edn_enable_fo[CsrngDataVld])) ? 
-2-:	929	(cs_rdata_capt_vld) ? 

Branches:

-1-	-2-	Status	Tests
1	-	Covered	T1,T2,T3
0	1	Covered	T1,T2,T3
0	0	Covered	T1,T2,T3

	LineNo.	Expression
-1-:	967	(packer_ep_clr[0]) ? 
-2-:	967	((packer_ep_push[0] && packer_ep_wready[0])) ? 

Branches:

-1-	-2-	Status	Tests
1	-	Covered	T1,T2,T3
0	1	Covered	T1,T2,T3
0	0	Covered	T1,T2,T3

	LineNo.	Expression
-1-:	967	(packer_ep_clr[1]) ? 
-2-:	967	((packer_ep_push[1] && packer_ep_wready[1])) ? 

Branches:

-1-	-2-	Status	Tests
1	-	Covered	T1,T2,T3
0	1	Covered	T2,T35,T36
0	0	Covered	T1,T2,T3

	LineNo.	Expression
-1-:	967	(packer_ep_clr[2]) ? 
-2-:	967	((packer_ep_push[2] && packer_ep_wready[2])) ? 

Branches:

-1-	-2-	Status	Tests
1	-	Covered	T1,T2,T3
0	1	Covered	T2,T17,T15
0	0	Covered	T1,T2,T3

	LineNo.	Expression
-1-:	967	(packer_ep_clr[3]) ? 
-2-:	967	((packer_ep_push[3] && packer_ep_wready[3])) ? 

Branches:

-1-	-2-	Status	Tests
1	-	Covered	T1,T2,T3
0	1	Covered	T15,T36,T20
0	0	Covered	T1,T2,T3

	LineNo.	Expression
-1-:	967	(packer_ep_clr[4]) ? 
-2-:	967	((packer_ep_push[4] && packer_ep_wready[4])) ? 

Branches:

-1-	-2-	Status	Tests
1	-	Covered	T1,T2,T3
0	1	Covered	T35,T36,T37
0	0	Covered	T1,T2,T3

	LineNo.	Expression
-1-:	967	(packer_ep_clr[5]) ? 
-2-:	967	((packer_ep_push[5] && packer_ep_wready[5])) ? 

Branches:

-1-	-2-	Status	Tests
1	-	Covered	T1,T2,T3
0	1	Covered	T2,T15,T35
0	0	Covered	T1,T2,T3

	LineNo.	Expression
-1-:	967	(packer_ep_clr[6]) ? 
-2-:	967	((packer_ep_push[6] && packer_ep_wready[6])) ? 

Branches:

-1-	-2-	Status	Tests
1	-	Covered	T1,T2,T3
0	1	Covered	T2,T10,T15
0	0	Covered	T1,T2,T3

	LineNo.	Expression
-1-:	223	if ((!rst_ni))

Branches:

-1-	Status	Tests
1	Covered	T1,T2,T3
0	Covered	T1,T2,T3

---

Assert Coverage for Module : edn_core

	Total	Attempted	Percent	Succeeded/Matched	Percent
Assertions	2	2	100.00	2	100.00
Cover properties	0	0		0
Cover sequences	0	0		0
Total	2	2	100.00	2	100.00

---

Assertion Details

Name	Attempts	Real Successes	Failures	Incomplete
CsErrAcceptNoEntropy_A	239591687	36065	0	0
CsErrIssueNoCommands_A	239591687	36065	0	0

CsErrAcceptNoEntropy_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	239591687	36065	0	0
T4	713934	0	0	0
T5	21424	0	0	0
T10	2433	136	0	0
T11	3070	194	0	0
T15	4720	0	0	0
T17	1909	136	0	0
T22	2423	0	0	0
T23	965	0	0	0
T24	2112	237	0	0
T38	2250	194	0	0
T44	0	136	0	0
T52	0	225	0	0
T69	0	136	0	0
T73	0	188	0	0
T88	0	199	0	0

CsErrIssueNoCommands_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	239591687	36065	0	0
T4	713934	0	0	0
T5	21424	0	0	0
T10	2433	136	0	0
T11	3070	194	0	0
T15	4720	0	0	0
T17	1909	136	0	0
T22	2423	0	0	0
T23	965	0	0	0
T24	2112	237	0	0
T38	2250	194	0	0
T44	0	136	0	0
T52	0	225	0	0
T69	0	136	0	0
T73	0	188	0	0
T88	0	199	0	0