Unified Coverage Report :: Group :: i2c_env_pkg::i2c_operating_mode_cg

Group : i2c_env_pkg::i2c_operating_mode_cg

SCORE	INSTANCES	WEIGHT	GOAL	AT LEAST	PER INSTANCE	AUTO BIN MAX	PRINT MISSING
46.43	46.43	1	100	1	1	64	64

Source File(s) :
/workspace/cover_reg_top/sim-vcs/../src/lowrisc_dv_i2c_env_0.1/i2c_env_cov.sv

1 Instances:

NAME	SCORE	WEIGHT	GOAL	AT LEAST	AUTO BIN MAX	PRINT MISSING
i2c_env_pkg.openting_mode_cg	46.43	1	100	1	64	64

---

Group Instance : i2c_env_pkg.openting_mode_cg

SCORE	WEIGHT	GOAL	AT LEAST	AUTO BIN MAX	PRINT MISSING
46.43	1	100	1	64	64

---

Summary for Group Instance i2c_env_pkg.openting_mode_cg

CATEGORY	EXPECTED	UNCOVERED	COVERED	PERCENT
Variables	14	5	9	64.29
Crosses	14	10	4	28.57

Variables for Group Instance i2c_env_pkg.openting_mode_cg

VARIABLE	EXPECTED	UNCOVERED	COVERED	PERCENT	GOAL	WEIGHT	AT LEAST	AUTO BIN MAX	COMMENT
cp_ip_mode	2	0	2	100.00	100	1	1	0
cp_scl_frequency	6	5	1	16.67	100	1	1	0
cp_tb_mode	2	0	2	100.00	100	1	1	0
ip_mode	2	0	2	100.00	100	1	1	2
tb_mode	2	0	2	100.00	100	1	1	2

Crosses for Group Instance i2c_env_pkg.openting_mode_cg

CROSS	EXPECTED	UNCOVERED	COVERED	PERCENT	GOAL	WEIGHT	AT LEAST	PRINT MISSING	COMMENT
cp_mode_cross	2	0	2	100.00	100	1	1	0
cp_ip_mode_x_frequency	12	10	2	16.67	100	1	1	0

Summary for Variable cp_ip_mode

CATEGORY	EXPECTED	UNCOVERED	COVERED	PERCENT
User Defined Bins	2	0	2	100.00

User Defined Bins for cp_ip_mode

Bins

NAME

COUNT

AT LEAST

STATUS

TEST

COUNT

TEST

COUNT

TEST

COUNT

target

899

1

T1

1

T7

1

T8

1

host

1500

1

T2

1

T3

1

T9

1

---

Summary for Variable cp_scl_frequency

CATEGORY	EXPECTED	UNCOVERED	COVERED	PERCENT
User Defined Bins	6	5	1	16.67

User Defined Bins for cp_scl_frequency

Uncovered bins

NAME	COUNT	AT LEAST	NUMBER	STATUS
fast_plus_mode[0]	0	1	1
fast_plus_mode[1]	0	1	1
fast_mode[0]	0	1	1
fast_mode[1]	0	1	1
standard_mode[1]	0	1	1

Covered bins

NAME

COUNT

AT LEAST

STATUS

TEST

COUNT

TEST

COUNT

TEST

COUNT

standard_mode[0]

2399

1

T1

1

T2

1

T3

1

---

Summary for Variable cp_tb_mode

CATEGORY	EXPECTED	UNCOVERED	COVERED	PERCENT
User Defined Bins	2	0	2	100.00

User Defined Bins for cp_tb_mode

Bins

NAME

COUNT

AT LEAST

STATUS

TEST

COUNT

TEST

COUNT

TEST

COUNT

target

1500

1

T2

1

T3

1

T9

1

host

899

1

T1

1

T7

1

T8

1

---

Summary for Variable ip_mode

CATEGORY	EXPECTED	UNCOVERED	COVERED	PERCENT
Automatically Generated Bins	2	0	2	100.00

Automatically Generated Bins for ip_mode

Bins

NAME

COUNT

AT LEAST

STATUS

TEST

COUNT

TEST

COUNT

TEST

COUNT

auto[0]

899

1

T1

1

T7

1

T8

1

auto[1]

1500

1

T2

1

T3

1

T9

1

---

Summary for Variable tb_mode

CATEGORY	EXPECTED	UNCOVERED	COVERED	PERCENT
Automatically Generated Bins	2	0	2	100.00

Automatically Generated Bins for tb_mode

Bins

NAME

COUNT

AT LEAST

STATUS

TEST

COUNT

TEST

COUNT

TEST

COUNT

auto[0]

1500

1

T2

1

T3

1

T9

1

auto[1]

899

1

T1

1

T7

1

T8

1

---

Summary for Cross cp_mode_cross

Samples crossed: ip_mode tb_mode

CATEGORY	EXPECTED	UNCOVERED	COVERED	PERCENT	MISSING
User Defined Cross Bins	2	0	2	100.00

User Defined Cross Bins for cp_mode_cross

Excluded/Illegal bins

NAME	COUNT	STATUS
both_host	0	Excluded
both_target	0	Excluded

Covered bins

NAME

COUNT

AT LEAST

STATUS

TEST

COUNT

TEST

COUNT

TEST

COUNT

dut_host_tb_target

1500

1

T2

1

T3

1

T9

1

dut_target_tb_host

899

1

T1

1

T7

1

T8

1

---

Summary for Cross cp_ip_mode_x_frequency

Samples crossed: cp_ip_mode cp_scl_frequency

CATEGORY	EXPECTED	UNCOVERED	COVERED	PERCENT	MISSING
Automatically Generated Cross Bins	12	10	2	16.67	10

Automatically Generated Cross Bins for cp_ip_mode_x_frequency

Element holes

cp_ip_mode	cp_scl_frequency	COUNT	AT LEAST	NUMBER	STATUS
*	[fast_plus_mode[0] , fast_plus_mode[1] , fast_mode[0] , fast_mode[1]]	--	--	8
*	[standard_mode[1]]	--	--	2

Covered bins

cp_ip_mode

cp_scl_frequency

COUNT

AT LEAST

STATUS

TEST

COUNT

TEST

COUNT

TEST

COUNT

target

standard_mode[0]

899

1

T1

1

T7

1

T8

1

host

standard_mode[0]

1500

1

T2

1

T3

1

T9

1