Tests
dashboard | hierarchy | modlist | groups | tests | asserts
Total Coverage Summary 
SCORELINECONDTOGGLEFSMBRANCHASSERTGROUP
94.51 93.58 96.60 95.50 89.64 97.21 96.03 92.99


Total tests in report: 1309
Tests are in graded order

Scores are accumulated (Total) and incremental (Incr) for each test.

SCORE LINE COND TOGGLE FSM BRANCH ASSERT GROUP  
TOTAL INCRTOTALINCRTOTALINCRTOTALINCRTOTALINCRTOTALINCRTOTALINCRTOTALINCRNAME
69.33 69.33 88.15 88.15 79.47 79.47 55.87 55.87 52.05 52.05 83.10 83.10 89.31 89.31 37.38 37.38 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/0.otp_ctrl_check_fail.347204534
73.72 4.38 90.17 2.02 85.66 6.19 62.89 7.02 56.14 4.10 88.35 5.25 90.12 0.81 42.67 5.29 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/0.otp_ctrl_test_access.2999165972
76.63 2.92 90.94 0.77 90.36 4.70 63.28 0.40 56.87 0.72 90.27 1.93 90.73 0.60 53.97 11.29 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/0.otp_ctrl_stress_all_with_rand_reset.1733126045
78.30 1.66 91.10 0.16 91.26 0.90 67.03 3.74 57.35 0.48 90.80 0.53 91.13 0.40 59.40 5.43 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/0.otp_ctrl_parallel_key_req.2803843375
79.59 1.30 91.23 0.13 91.61 0.35 72.38 5.35 58.80 1.45 91.19 0.39 91.20 0.07 60.76 1.36 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/1.otp_ctrl_stress_all.3807683336
80.63 1.03 91.23 0.00 91.61 0.00 78.45 6.08 58.80 0.00 91.29 0.10 91.20 0.00 61.83 1.07 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/4.otp_ctrl_parallel_lc_req.1030197229
81.58 0.95 91.60 0.36 92.06 0.45 79.49 1.04 61.69 2.89 91.82 0.53 91.26 0.07 63.12 1.29 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/2.otp_ctrl_check_fail.2709224803
82.45 0.87 91.61 0.02 92.48 0.42 80.69 1.20 63.37 1.69 91.96 0.14 91.26 0.00 65.76 2.64 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/6.otp_ctrl_stress_all.1489696194
83.30 0.85 91.87 0.26 93.23 0.75 81.12 0.43 63.37 0.00 93.84 1.88 93.55 2.28 66.12 0.36 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/2.otp_ctrl_sec_cm.1930139101
84.09 0.79 91.87 0.00 93.23 0.00 81.56 0.44 67.47 4.10 93.84 0.00 93.55 0.00 67.12 1.00 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/23.otp_ctrl_stress_all.2478021214
84.79 0.70 92.04 0.16 93.41 0.17 82.71 1.15 67.95 0.48 94.17 0.34 93.55 0.00 69.69 2.57 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/0.otp_ctrl_parallel_lc_req.393250632
85.39 0.60 92.04 0.00 93.41 0.00 85.17 2.47 67.95 0.00 94.17 0.00 93.55 0.00 71.41 1.72 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/1.otp_ctrl_parallel_lc_req.2512275751
85.96 0.57 92.06 0.02 94.21 0.80 85.70 0.53 68.43 0.48 94.42 0.24 94.42 0.87 72.48 1.07 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/3.otp_ctrl_stress_all_with_rand_reset.2140614609
86.47 0.52 92.06 0.00 94.31 0.10 86.71 1.00 68.43 0.00 94.42 0.00 94.42 0.00 74.98 2.50 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/5.otp_ctrl_stress_all.198332228
86.95 0.47 92.10 0.05 94.43 0.12 87.99 1.28 69.40 0.96 94.46 0.05 94.49 0.07 75.77 0.79 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/4.otp_ctrl_macro_errs.3150741477
87.39 0.44 92.14 0.03 94.43 0.00 88.01 0.03 72.05 2.65 94.51 0.05 94.56 0.07 76.05 0.29 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/1.otp_ctrl_init_fail.3166884963
87.80 0.41 92.20 0.07 94.86 0.42 88.83 0.81 72.05 0.00 95.09 0.58 94.56 0.00 77.06 1.00 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/15.otp_ctrl_test_access.123987983
88.18 0.38 92.37 0.16 95.03 0.17 88.83 0.00 73.98 1.93 95.47 0.39 94.56 0.00 77.06 0.00 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/91.otp_ctrl_init_fail.2613059959
88.54 0.35 92.38 0.02 95.23 0.20 88.83 0.00 73.98 0.00 95.52 0.05 94.56 0.00 79.27 2.22 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/cover_reg_top/2.otp_ctrl_tl_intg_err.3204851482
88.86 0.32 92.43 0.05 95.25 0.02 89.90 1.07 74.94 0.96 95.57 0.05 94.56 0.00 79.34 0.07 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/6.otp_ctrl_init_fail.1351118327
89.17 0.31 92.48 0.05 95.30 0.05 90.33 0.43 76.39 1.45 95.62 0.05 94.56 0.00 79.49 0.14 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/4.otp_ctrl_check_fail.2473476155
89.44 0.28 92.53 0.05 95.30 0.00 90.75 0.42 77.59 1.20 95.67 0.05 94.62 0.07 79.63 0.14 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/2.otp_ctrl_macro_errs.155967078
89.72 0.28 92.61 0.08 95.30 0.00 90.75 0.00 78.31 0.72 95.71 0.05 94.62 0.00 80.70 1.07 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/8.otp_ctrl_stress_all_with_rand_reset.4086005449
89.94 0.23 92.68 0.07 95.33 0.02 90.97 0.23 78.55 0.24 95.81 0.10 94.69 0.07 81.56 0.86 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/12.otp_ctrl_check_fail.3647406741
90.15 0.21 92.68 0.00 95.35 0.02 91.70 0.73 78.55 0.00 95.81 0.00 94.69 0.00 82.27 0.71 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/2.otp_ctrl_parallel_key_req.2061689379
90.35 0.20 92.73 0.05 95.38 0.02 91.70 0.00 79.76 1.20 95.91 0.10 94.69 0.00 82.27 0.00 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/77.otp_ctrl_init_fail.1213602145
90.54 0.19 92.78 0.05 95.43 0.05 91.86 0.15 80.72 0.96 95.96 0.05 94.69 0.00 82.34 0.07 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/4.otp_ctrl_init_fail.766254626
90.72 0.18 92.78 0.00 95.43 0.00 92.36 0.50 80.72 0.00 95.96 0.00 94.69 0.00 83.13 0.79 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/10.otp_ctrl_stress_all.2796544879
90.89 0.16 92.78 0.00 95.48 0.05 92.36 0.00 80.72 0.00 95.96 0.00 95.63 0.94 83.27 0.14 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/cover_reg_top/0.otp_ctrl_csr_aliasing.2418310088
91.04 0.16 92.78 0.00 95.75 0.27 92.48 0.12 80.72 0.00 95.96 0.00 95.63 0.00 83.99 0.71 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/4.otp_ctrl_alert_test.2037515004
91.20 0.16 92.78 0.00 95.75 0.00 92.48 0.00 80.96 0.24 95.96 0.00 95.63 0.00 84.85 0.86 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/47.otp_ctrl_stress_all_with_rand_reset.3997452272
91.36 0.16 92.78 0.00 95.75 0.00 92.79 0.30 80.96 0.00 95.96 0.00 95.63 0.00 85.63 0.79 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/8.otp_ctrl_parallel_lc_req.387275638
91.51 0.15 92.78 0.00 95.75 0.00 92.81 0.03 81.69 0.72 95.96 0.00 95.63 0.00 85.92 0.29 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/19.otp_ctrl_stress_all.2668302324
91.65 0.14 92.83 0.05 95.78 0.02 92.86 0.04 82.41 0.72 96.05 0.10 95.63 0.00 85.99 0.07 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/16.otp_ctrl_init_fail.637818918
91.79 0.14 92.93 0.10 95.78 0.00 92.86 0.00 83.13 0.72 96.15 0.10 95.63 0.00 86.06 0.07 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/36.otp_ctrl_macro_errs.2934800274
91.92 0.13 92.93 0.00 95.78 0.00 93.43 0.58 83.13 0.00 96.15 0.00 95.63 0.00 86.42 0.36 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/0.otp_ctrl_regwen.866049225
92.06 0.13 92.97 0.05 95.80 0.02 93.43 0.00 83.86 0.72 96.20 0.05 95.63 0.00 86.49 0.07 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/145.otp_ctrl_init_fail.3865995157
92.17 0.12 92.97 0.00 95.83 0.02 93.55 0.11 84.10 0.24 96.20 0.00 95.63 0.00 86.92 0.43 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/3.otp_ctrl_stress_all.3950572894
92.28 0.11 92.97 0.00 95.85 0.02 93.55 0.00 84.34 0.24 96.20 0.00 95.63 0.00 87.42 0.50 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/99.otp_ctrl_stress_all_with_rand_reset.2476239546
92.39 0.11 93.04 0.07 95.88 0.02 93.55 0.00 84.82 0.48 96.29 0.10 95.63 0.00 87.49 0.07 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/26.otp_ctrl_check_fail.1207392630
92.49 0.10 93.04 0.00 95.88 0.00 93.66 0.11 85.30 0.48 96.29 0.00 95.63 0.00 87.63 0.14 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/6.otp_ctrl_macro_errs.3074806376
92.59 0.10 93.09 0.05 95.90 0.02 93.68 0.02 85.78 0.48 96.34 0.05 95.63 0.00 87.71 0.07 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/11.otp_ctrl_init_fail.1366377488
92.69 0.10 93.14 0.05 95.93 0.02 93.68 0.00 86.27 0.48 96.39 0.05 95.63 0.00 87.78 0.07 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/290.otp_ctrl_init_fail.3844789729
92.78 0.09 93.19 0.05 95.95 0.02 93.68 0.00 86.75 0.48 96.49 0.10 95.63 0.00 87.78 0.00 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/41.otp_ctrl_init_fail.2137451401
92.87 0.09 93.19 0.00 96.18 0.22 93.70 0.03 86.75 0.00 96.58 0.10 95.63 0.00 88.06 0.29 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/4.otp_ctrl_dai_errs.2940483637
92.96 0.09 93.19 0.00 96.25 0.07 93.70 0.00 87.23 0.48 96.58 0.00 95.63 0.00 88.13 0.07 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/94.otp_ctrl_stress_all_with_rand_reset.1972050540
93.05 0.09 93.19 0.00 96.25 0.00 93.88 0.18 87.23 0.00 96.58 0.00 95.63 0.00 88.56 0.43 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/7.otp_ctrl_stress_all.68718089
93.13 0.08 93.22 0.03 96.25 0.00 93.88 0.00 87.71 0.48 96.63 0.05 95.63 0.00 88.56 0.00 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/0.otp_ctrl_init_fail.794160459
93.20 0.07 93.22 0.00 96.25 0.00 94.30 0.42 87.71 0.00 96.63 0.00 95.63 0.00 88.63 0.07 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/3.otp_ctrl_dai_lock.821696700
93.27 0.07 93.22 0.00 96.28 0.02 94.30 0.01 87.95 0.24 96.63 0.00 95.63 0.00 88.85 0.21 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/18.otp_ctrl_stress_all.2631928002
93.33 0.07 93.25 0.03 96.33 0.05 94.45 0.15 87.95 0.00 96.73 0.10 95.63 0.00 88.99 0.14 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/11.otp_ctrl_check_fail.2066751153
93.40 0.07 93.25 0.00 96.33 0.00 94.45 0.00 88.19 0.24 96.73 0.00 95.63 0.00 89.21 0.21 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/39.otp_ctrl_stress_all.3649807315
93.46 0.06 93.25 0.00 96.33 0.00 94.48 0.03 88.43 0.24 96.73 0.00 95.63 0.00 89.35 0.14 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/17.otp_ctrl_parallel_lc_esc.3412112022
93.51 0.06 93.25 0.00 96.33 0.00 94.58 0.10 88.43 0.00 96.73 0.00 95.63 0.00 89.64 0.29 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/9.otp_ctrl_test_access.2824308632
93.57 0.05 93.25 0.00 96.33 0.00 94.59 0.01 88.43 0.00 96.73 0.00 95.63 0.00 89.99 0.36 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/25.otp_ctrl_stress_all.3471977628
93.62 0.05 93.30 0.05 96.35 0.02 94.59 0.00 88.67 0.24 96.77 0.05 95.63 0.00 89.99 0.00 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/257.otp_ctrl_init_fail.805084622
93.67 0.05 93.30 0.00 96.35 0.00 94.59 0.00 88.67 0.00 96.77 0.00 95.70 0.07 90.28 0.29 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/36.otp_ctrl_stress_all_with_rand_reset.4053497528
93.72 0.05 93.35 0.05 96.35 0.00 94.62 0.03 88.67 0.00 96.82 0.05 95.70 0.00 90.49 0.21 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/7.otp_ctrl_check_fail.2764735945
93.76 0.04 93.35 0.00 96.35 0.00 94.65 0.03 88.67 0.00 96.82 0.00 95.70 0.00 90.78 0.29 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/30.otp_ctrl_regwen.623528682
93.81 0.04 93.35 0.00 96.38 0.02 94.65 0.00 88.67 0.00 96.82 0.00 95.70 0.00 91.07 0.29 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/cover_reg_top/11.otp_ctrl_tl_intg_err.1104750444
93.85 0.04 93.35 0.00 96.38 0.00 94.66 0.01 88.67 0.00 96.82 0.00 95.70 0.00 91.35 0.29 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/11.otp_ctrl_dai_lock.4078403204
93.89 0.04 93.35 0.00 96.38 0.00 94.67 0.01 88.67 0.00 96.82 0.00 95.77 0.07 91.57 0.21 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/12.otp_ctrl_macro_errs.3922520330
93.93 0.04 93.35 0.00 96.38 0.00 94.71 0.04 88.67 0.00 96.82 0.00 95.77 0.00 91.78 0.21 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/12.otp_ctrl_regwen.2998032415
93.96 0.03 93.35 0.00 96.38 0.00 94.71 0.00 88.92 0.24 96.82 0.00 95.77 0.00 91.78 0.00 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/154.otp_ctrl_init_fail.4233329832
94.00 0.03 93.35 0.00 96.38 0.00 94.71 0.00 89.16 0.24 96.82 0.00 95.77 0.00 91.78 0.00 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/160.otp_ctrl_parallel_lc_esc.270616428
94.03 0.03 93.35 0.00 96.38 0.00 94.71 0.00 89.40 0.24 96.82 0.00 95.77 0.00 91.78 0.00 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/190.otp_ctrl_parallel_lc_esc.893474444
94.06 0.03 93.35 0.00 96.38 0.00 94.71 0.00 89.64 0.24 96.82 0.00 95.77 0.00 91.78 0.00 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/67.otp_ctrl_parallel_lc_esc.447138751
94.10 0.03 93.35 0.00 96.38 0.00 94.95 0.24 89.64 0.00 96.82 0.00 95.77 0.00 91.78 0.00 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/12.otp_ctrl_dai_lock.1072728291
94.13 0.03 93.35 0.00 96.43 0.05 95.05 0.10 89.64 0.00 96.82 0.00 95.77 0.00 91.85 0.07 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/12.otp_ctrl_stress_all.4251177351
94.16 0.03 93.35 0.00 96.43 0.00 95.05 0.00 89.64 0.00 96.82 0.00 95.97 0.20 91.85 0.00 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/cover_reg_top/6.otp_ctrl_csr_rw.2750452413
94.19 0.03 93.35 0.00 96.48 0.05 95.05 0.00 89.64 0.00 96.82 0.00 95.97 0.00 91.99 0.14 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/31.otp_ctrl_stress_all_with_rand_reset.3766698719
94.21 0.03 93.40 0.05 96.48 0.00 95.07 0.02 89.64 0.00 96.87 0.05 95.97 0.00 92.07 0.07 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/24.otp_ctrl_check_fail.3312480900
94.24 0.03 93.40 0.00 96.48 0.00 95.10 0.03 89.64 0.00 96.87 0.00 95.97 0.00 92.21 0.14 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/2.otp_ctrl_dai_lock.3561807173
94.26 0.02 93.40 0.00 96.50 0.02 95.10 0.00 89.64 0.00 96.87 0.00 95.97 0.00 92.35 0.14 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/cover_reg_top/14.otp_ctrl_tl_intg_err.1371660689
94.28 0.02 93.42 0.02 96.53 0.02 95.10 0.00 89.64 0.00 96.92 0.05 95.97 0.00 92.42 0.07 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/28.otp_ctrl_check_fail.1182805971
94.30 0.02 93.42 0.00 96.53 0.00 95.15 0.05 89.64 0.00 96.92 0.00 95.97 0.00 92.49 0.07 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/5.otp_ctrl_parallel_lc_req.1287259670
94.32 0.02 93.42 0.00 96.53 0.00 95.20 0.04 89.64 0.00 96.92 0.00 95.97 0.00 92.57 0.07 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/19.otp_ctrl_macro_errs.2945473870
94.33 0.02 93.45 0.03 96.53 0.00 95.22 0.03 89.64 0.00 96.97 0.05 95.97 0.00 92.57 0.00 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/85.otp_ctrl_init_fail.2228819242
94.35 0.01 93.45 0.00 96.53 0.00 95.24 0.01 89.64 0.00 96.97 0.00 95.97 0.00 92.64 0.07 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/24.otp_ctrl_stress_all_with_rand_reset.2433362653
94.36 0.01 93.48 0.03 96.53 0.00 95.24 0.00 89.64 0.00 97.01 0.05 95.97 0.00 92.64 0.00 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/10.otp_ctrl_init_fail.1464802034
94.37 0.01 93.52 0.03 96.53 0.00 95.24 0.00 89.64 0.00 97.06 0.05 95.97 0.00 92.64 0.00 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/113.otp_ctrl_init_fail.242730557
94.38 0.01 93.55 0.03 96.53 0.00 95.24 0.00 89.64 0.00 97.11 0.05 95.97 0.00 92.64 0.00 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/115.otp_ctrl_init_fail.3709652409
94.39 0.01 93.58 0.03 96.53 0.00 95.24 0.00 89.64 0.00 97.16 0.05 95.97 0.00 92.64 0.00 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/122.otp_ctrl_init_fail.950467924
94.40 0.01 93.58 0.00 96.53 0.00 95.24 0.01 89.64 0.00 97.16 0.00 95.97 0.00 92.71 0.07 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/14.otp_ctrl_stress_all_with_rand_reset.1422467272
94.41 0.01 93.58 0.00 96.53 0.00 95.24 0.01 89.64 0.00 97.16 0.00 95.97 0.00 92.78 0.07 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/28.otp_ctrl_stress_all_with_rand_reset.2498202865
94.43 0.01 93.58 0.00 96.53 0.00 95.25 0.01 89.64 0.00 97.16 0.00 95.97 0.00 92.85 0.07 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/32.otp_ctrl_stress_all.4066791254
94.44 0.01 93.58 0.00 96.53 0.00 95.32 0.07 89.64 0.00 97.16 0.00 95.97 0.00 92.85 0.00 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/0.otp_ctrl_dai_lock.2268011283
94.45 0.01 93.58 0.00 96.53 0.00 95.32 0.00 89.64 0.00 97.16 0.00 95.97 0.00 92.92 0.07 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/cover_reg_top/10.otp_ctrl_tl_intg_err.1960747490
94.46 0.01 93.58 0.00 96.53 0.00 95.32 0.00 89.64 0.00 97.16 0.00 95.97 0.00 92.99 0.07 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/cover_reg_top/12.otp_ctrl_tl_intg_err.3477408622
94.47 0.01 93.58 0.00 96.53 0.00 95.32 0.00 89.64 0.00 97.16 0.00 96.03 0.07 92.99 0.00 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/cover_reg_top/17.otp_ctrl_csr_rw.3586494438
94.47 0.01 93.58 0.00 96.53 0.00 95.32 0.00 89.64 0.00 97.21 0.05 96.03 0.00 92.99 0.00 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/0.otp_ctrl_wake_up.3023745297
94.48 0.01 93.58 0.00 96.53 0.00 95.37 0.05 89.64 0.00 97.21 0.00 96.03 0.00 92.99 0.00 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/5.otp_ctrl_dai_lock.1182914225
94.49 0.01 93.58 0.00 96.53 0.00 95.41 0.04 89.64 0.00 97.21 0.00 96.03 0.00 92.99 0.00 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/1.otp_ctrl_check_fail.3814837925
94.49 0.01 93.58 0.00 96.53 0.00 95.44 0.03 89.64 0.00 97.21 0.00 96.03 0.00 92.99 0.00 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/14.otp_ctrl_test_access.1648573372
94.49 0.01 93.58 0.00 96.55 0.02 95.44 0.00 89.64 0.00 97.21 0.00 96.03 0.00 92.99 0.00 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/cover_reg_top/5.otp_ctrl_tl_intg_err.4224601325
94.50 0.01 93.58 0.00 96.58 0.02 95.44 0.00 89.64 0.00 97.21 0.00 96.03 0.00 92.99 0.00 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/17.otp_ctrl_dai_errs.3706363824
94.50 0.01 93.58 0.00 96.60 0.02 95.44 0.00 89.64 0.00 97.21 0.00 96.03 0.00 92.99 0.00 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/240.otp_ctrl_init_fail.1002766258
94.50 0.01 93.58 0.00 96.60 0.00 95.46 0.02 89.64 0.00 97.21 0.00 96.03 0.00 92.99 0.00 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/6.otp_ctrl_smoke.3927783598
94.51 0.01 93.58 0.00 96.60 0.00 95.48 0.02 89.64 0.00 97.21 0.00 96.03 0.00 92.99 0.00 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/11.otp_ctrl_stress_all.415003236
94.51 0.01 93.58 0.00 96.60 0.00 95.49 0.01 89.64 0.00 97.21 0.00 96.03 0.00 92.99 0.00 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/127.otp_ctrl_init_fail.2099713706
94.51 0.01 93.58 0.00 96.60 0.00 95.50 0.01 89.64 0.00 97.21 0.00 96.03 0.00 92.99 0.00 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/11.otp_ctrl_parallel_lc_req.3635953151
94.51 0.01 93.58 0.00 96.60 0.00 95.50 0.01 89.64 0.00 97.21 0.00 96.03 0.00 92.99 0.00 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/0.otp_ctrl_sec_cm.906676609
94.51 0.01 93.58 0.00 96.60 0.00 95.50 0.01 89.64 0.00 97.21 0.00 96.03 0.00 92.99 0.00 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/10.otp_ctrl_dai_lock.2875859452

Tests that do not contribute to grading

Name
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/cover_reg_top/0.otp_ctrl_csr_bit_bash.559311396
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/cover_reg_top/0.otp_ctrl_csr_hw_reset.4289243527
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/cover_reg_top/0.otp_ctrl_csr_mem_rw_with_rand_reset.54017636
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/cover_reg_top/0.otp_ctrl_csr_rw.735827989
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/cover_reg_top/0.otp_ctrl_intr_test.1666684339
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/cover_reg_top/0.otp_ctrl_mem_partial_access.1475865033
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/cover_reg_top/0.otp_ctrl_mem_walk.1504032223
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/cover_reg_top/0.otp_ctrl_same_csr_outstanding.3748201779
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/cover_reg_top/0.otp_ctrl_tl_errors.1871144896
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/cover_reg_top/0.otp_ctrl_tl_intg_err.2870997717
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/cover_reg_top/1.otp_ctrl_csr_aliasing.893957922
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/cover_reg_top/1.otp_ctrl_csr_bit_bash.111620008
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/cover_reg_top/1.otp_ctrl_csr_hw_reset.2174843264
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/cover_reg_top/1.otp_ctrl_csr_mem_rw_with_rand_reset.460232485
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/cover_reg_top/1.otp_ctrl_csr_rw.1162816078
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/cover_reg_top/1.otp_ctrl_intr_test.759563799
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/cover_reg_top/1.otp_ctrl_mem_partial_access.4159608356
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/cover_reg_top/1.otp_ctrl_mem_walk.3854773171
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/cover_reg_top/1.otp_ctrl_same_csr_outstanding.3511628473
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/cover_reg_top/1.otp_ctrl_tl_errors.1528343334
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/cover_reg_top/1.otp_ctrl_tl_intg_err.351234765
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/cover_reg_top/10.otp_ctrl_csr_mem_rw_with_rand_reset.3522286503
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/cover_reg_top/10.otp_ctrl_csr_rw.859987154
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/cover_reg_top/10.otp_ctrl_intr_test.2776762212
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/cover_reg_top/10.otp_ctrl_same_csr_outstanding.3844008071
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/cover_reg_top/10.otp_ctrl_tl_errors.1051304133
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/cover_reg_top/11.otp_ctrl_csr_mem_rw_with_rand_reset.491887361
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/cover_reg_top/11.otp_ctrl_csr_rw.1128021325
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/cover_reg_top/11.otp_ctrl_intr_test.4184002691
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/cover_reg_top/11.otp_ctrl_same_csr_outstanding.2317524691
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/cover_reg_top/11.otp_ctrl_tl_errors.735689799
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/cover_reg_top/12.otp_ctrl_csr_mem_rw_with_rand_reset.2786633199
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/cover_reg_top/12.otp_ctrl_csr_rw.947891257
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/cover_reg_top/12.otp_ctrl_intr_test.3138441262
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/cover_reg_top/12.otp_ctrl_same_csr_outstanding.1831625205
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/cover_reg_top/12.otp_ctrl_tl_errors.3554314739
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/cover_reg_top/13.otp_ctrl_csr_mem_rw_with_rand_reset.39254591
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/cover_reg_top/13.otp_ctrl_csr_rw.2947557621
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/cover_reg_top/13.otp_ctrl_intr_test.1905194941
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/cover_reg_top/13.otp_ctrl_same_csr_outstanding.3098784765
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/cover_reg_top/13.otp_ctrl_tl_errors.3689061099
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/cover_reg_top/13.otp_ctrl_tl_intg_err.3189239394
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/cover_reg_top/14.otp_ctrl_csr_mem_rw_with_rand_reset.128565666
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/cover_reg_top/14.otp_ctrl_csr_rw.2466191842
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/cover_reg_top/14.otp_ctrl_intr_test.66967810
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/cover_reg_top/14.otp_ctrl_same_csr_outstanding.1500178152
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/cover_reg_top/14.otp_ctrl_tl_errors.561126301
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/cover_reg_top/15.otp_ctrl_csr_mem_rw_with_rand_reset.2481773688
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/cover_reg_top/15.otp_ctrl_csr_rw.2041249418
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/cover_reg_top/15.otp_ctrl_intr_test.2611284198
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/cover_reg_top/15.otp_ctrl_same_csr_outstanding.226937608
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/cover_reg_top/15.otp_ctrl_tl_errors.1985581321
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/cover_reg_top/15.otp_ctrl_tl_intg_err.3089271675
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/cover_reg_top/16.otp_ctrl_csr_mem_rw_with_rand_reset.504178727
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/cover_reg_top/16.otp_ctrl_csr_rw.2841752592
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/cover_reg_top/16.otp_ctrl_intr_test.3367764923
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/cover_reg_top/16.otp_ctrl_same_csr_outstanding.1991726240
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/cover_reg_top/16.otp_ctrl_tl_errors.602582826
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/cover_reg_top/16.otp_ctrl_tl_intg_err.1999704464
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/cover_reg_top/17.otp_ctrl_csr_mem_rw_with_rand_reset.361773086
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/cover_reg_top/17.otp_ctrl_intr_test.570316429
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/cover_reg_top/17.otp_ctrl_same_csr_outstanding.757977363
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/cover_reg_top/17.otp_ctrl_tl_errors.34932681
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/cover_reg_top/17.otp_ctrl_tl_intg_err.505303453
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/cover_reg_top/18.otp_ctrl_csr_mem_rw_with_rand_reset.3328108424
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/cover_reg_top/18.otp_ctrl_csr_rw.1254828181
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/cover_reg_top/18.otp_ctrl_intr_test.2397468219
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/cover_reg_top/18.otp_ctrl_same_csr_outstanding.1271993810
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/cover_reg_top/18.otp_ctrl_tl_errors.4048336894
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/cover_reg_top/18.otp_ctrl_tl_intg_err.622955034
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/cover_reg_top/19.otp_ctrl_csr_mem_rw_with_rand_reset.884827893
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/cover_reg_top/19.otp_ctrl_csr_rw.3717203302
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/cover_reg_top/19.otp_ctrl_intr_test.3102829740
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/cover_reg_top/19.otp_ctrl_same_csr_outstanding.446122684
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/cover_reg_top/19.otp_ctrl_tl_errors.240093207
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/cover_reg_top/19.otp_ctrl_tl_intg_err.2440692402
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/cover_reg_top/2.otp_ctrl_csr_aliasing.1400596465
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/cover_reg_top/2.otp_ctrl_csr_bit_bash.2353359540
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/cover_reg_top/2.otp_ctrl_csr_hw_reset.908996029
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/cover_reg_top/2.otp_ctrl_csr_mem_rw_with_rand_reset.2784572668
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/cover_reg_top/2.otp_ctrl_csr_rw.3863620778
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/cover_reg_top/2.otp_ctrl_intr_test.829907180
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/cover_reg_top/2.otp_ctrl_mem_partial_access.1496153695
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/cover_reg_top/2.otp_ctrl_mem_walk.2606831755
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/cover_reg_top/2.otp_ctrl_same_csr_outstanding.4201960459
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/cover_reg_top/2.otp_ctrl_tl_errors.401854841
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/cover_reg_top/20.otp_ctrl_intr_test.2937031033
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/cover_reg_top/21.otp_ctrl_intr_test.2530029158
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/cover_reg_top/22.otp_ctrl_intr_test.1545368796
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/cover_reg_top/23.otp_ctrl_intr_test.1947304304
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/cover_reg_top/24.otp_ctrl_intr_test.2041516111
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/cover_reg_top/25.otp_ctrl_intr_test.1817654017
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/cover_reg_top/26.otp_ctrl_intr_test.3781081444
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/cover_reg_top/27.otp_ctrl_intr_test.2995343806
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/cover_reg_top/28.otp_ctrl_intr_test.308733575
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/cover_reg_top/29.otp_ctrl_intr_test.1748607765
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/cover_reg_top/3.otp_ctrl_csr_aliasing.1081321020
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/cover_reg_top/3.otp_ctrl_csr_bit_bash.4126177702
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/cover_reg_top/3.otp_ctrl_csr_hw_reset.3484819296
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/cover_reg_top/3.otp_ctrl_csr_mem_rw_with_rand_reset.2073865248
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/cover_reg_top/3.otp_ctrl_csr_rw.2162473677
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/cover_reg_top/3.otp_ctrl_intr_test.313566244
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/cover_reg_top/3.otp_ctrl_mem_partial_access.2882912361
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/cover_reg_top/3.otp_ctrl_mem_walk.2652075337
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/cover_reg_top/3.otp_ctrl_same_csr_outstanding.3498924481
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/cover_reg_top/3.otp_ctrl_tl_errors.695483181
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/cover_reg_top/3.otp_ctrl_tl_intg_err.4048062283
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/cover_reg_top/30.otp_ctrl_intr_test.1033920690
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/cover_reg_top/31.otp_ctrl_intr_test.109250536
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/cover_reg_top/32.otp_ctrl_intr_test.2793981146
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/cover_reg_top/33.otp_ctrl_intr_test.2404276969
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/cover_reg_top/34.otp_ctrl_intr_test.1519927373
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/cover_reg_top/35.otp_ctrl_intr_test.2752156201
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/cover_reg_top/36.otp_ctrl_intr_test.3400904862
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/cover_reg_top/37.otp_ctrl_intr_test.3497748088
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/cover_reg_top/38.otp_ctrl_intr_test.2195823284
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/cover_reg_top/39.otp_ctrl_intr_test.2281652940
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/cover_reg_top/4.otp_ctrl_csr_aliasing.1939421868
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/cover_reg_top/4.otp_ctrl_csr_bit_bash.2066516651
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/cover_reg_top/4.otp_ctrl_csr_hw_reset.1081617973
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/cover_reg_top/4.otp_ctrl_csr_mem_rw_with_rand_reset.3825610018
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/cover_reg_top/4.otp_ctrl_csr_rw.2337213745
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/cover_reg_top/4.otp_ctrl_intr_test.2652606927
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/cover_reg_top/4.otp_ctrl_mem_partial_access.3157956024
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/cover_reg_top/4.otp_ctrl_mem_walk.2106267419
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/cover_reg_top/4.otp_ctrl_same_csr_outstanding.833954433
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/cover_reg_top/4.otp_ctrl_tl_errors.3215071135
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/cover_reg_top/4.otp_ctrl_tl_intg_err.1419300871
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/cover_reg_top/40.otp_ctrl_intr_test.3599151503
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/cover_reg_top/41.otp_ctrl_intr_test.2715270709
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/cover_reg_top/42.otp_ctrl_intr_test.1421712709
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/cover_reg_top/43.otp_ctrl_intr_test.1415568497
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/cover_reg_top/44.otp_ctrl_intr_test.1873627820
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/cover_reg_top/45.otp_ctrl_intr_test.2194448262
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/cover_reg_top/46.otp_ctrl_intr_test.2916456064
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/cover_reg_top/47.otp_ctrl_intr_test.1300415496
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/cover_reg_top/48.otp_ctrl_intr_test.308230671
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/cover_reg_top/49.otp_ctrl_intr_test.2757417883
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/cover_reg_top/5.otp_ctrl_csr_mem_rw_with_rand_reset.3311507554
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/cover_reg_top/5.otp_ctrl_csr_rw.3203411382
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/cover_reg_top/5.otp_ctrl_intr_test.1190197467
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/cover_reg_top/5.otp_ctrl_same_csr_outstanding.733917181
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/cover_reg_top/5.otp_ctrl_tl_errors.3060150432
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/cover_reg_top/6.otp_ctrl_csr_mem_rw_with_rand_reset.2144430404
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/cover_reg_top/6.otp_ctrl_intr_test.1546042317
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/cover_reg_top/6.otp_ctrl_same_csr_outstanding.3681955507
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/cover_reg_top/6.otp_ctrl_tl_errors.595004095
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/cover_reg_top/6.otp_ctrl_tl_intg_err.445197714
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/cover_reg_top/7.otp_ctrl_csr_mem_rw_with_rand_reset.941903343
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/cover_reg_top/7.otp_ctrl_csr_rw.3443642866
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/cover_reg_top/7.otp_ctrl_intr_test.1879301144
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/cover_reg_top/7.otp_ctrl_same_csr_outstanding.3470639497
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/cover_reg_top/7.otp_ctrl_tl_errors.538704999
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/cover_reg_top/7.otp_ctrl_tl_intg_err.3234114586
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/cover_reg_top/8.otp_ctrl_csr_mem_rw_with_rand_reset.760308853
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/cover_reg_top/8.otp_ctrl_csr_rw.1867210667
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/cover_reg_top/8.otp_ctrl_intr_test.1296058861
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/cover_reg_top/8.otp_ctrl_same_csr_outstanding.3429950280
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/cover_reg_top/8.otp_ctrl_tl_errors.999633254
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/cover_reg_top/8.otp_ctrl_tl_intg_err.3577903046
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/cover_reg_top/9.otp_ctrl_csr_mem_rw_with_rand_reset.182537332
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/cover_reg_top/9.otp_ctrl_csr_rw.2856020431
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/cover_reg_top/9.otp_ctrl_intr_test.2756932757
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/cover_reg_top/9.otp_ctrl_same_csr_outstanding.789898679
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/cover_reg_top/9.otp_ctrl_tl_errors.3776033892
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/cover_reg_top/9.otp_ctrl_tl_intg_err.2026691341
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/0.otp_ctrl_alert_test.2244442939
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/0.otp_ctrl_background_chks.3585656407
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/0.otp_ctrl_dai_errs.1834476438
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/0.otp_ctrl_low_freq_read.2831012073
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/0.otp_ctrl_macro_errs.3483847521
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/0.otp_ctrl_parallel_lc_esc.1639868471
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/0.otp_ctrl_partition_walk.2003365393
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/0.otp_ctrl_smoke.3937615645
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/0.otp_ctrl_stress_all.468205333
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/1.otp_ctrl_alert_test.46426939
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/1.otp_ctrl_background_chks.4143773534
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/1.otp_ctrl_dai_errs.427954292
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/1.otp_ctrl_dai_lock.1256863485
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/1.otp_ctrl_macro_errs.1104327981
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/1.otp_ctrl_parallel_key_req.1831721849
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/1.otp_ctrl_parallel_lc_esc.2134705988
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/1.otp_ctrl_regwen.3337820980
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/1.otp_ctrl_sec_cm.3853450108
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/1.otp_ctrl_smoke.1079762124
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/1.otp_ctrl_test_access.1191478345
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/10.otp_ctrl_alert_test.548374201
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/10.otp_ctrl_check_fail.1058894506
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/10.otp_ctrl_dai_errs.2698511448
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/10.otp_ctrl_macro_errs.2359771381
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/10.otp_ctrl_parallel_key_req.2693885124
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/10.otp_ctrl_parallel_lc_esc.831722264
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/10.otp_ctrl_parallel_lc_req.782438027
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/10.otp_ctrl_regwen.2291957821
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/10.otp_ctrl_smoke.2138804436
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/10.otp_ctrl_stress_all_with_rand_reset.884502348
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/10.otp_ctrl_test_access.1334235201
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/100.otp_ctrl_init_fail.280404712
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/100.otp_ctrl_parallel_lc_esc.1996889115
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/101.otp_ctrl_init_fail.1748368194
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/101.otp_ctrl_parallel_lc_esc.1931968685
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/102.otp_ctrl_init_fail.176882912
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/102.otp_ctrl_parallel_lc_esc.4048512528
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/103.otp_ctrl_init_fail.4168075075
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/103.otp_ctrl_parallel_lc_esc.121597252
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/104.otp_ctrl_init_fail.3705679101
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/104.otp_ctrl_parallel_lc_esc.4137684293
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/105.otp_ctrl_init_fail.4175685936
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/105.otp_ctrl_parallel_lc_esc.1030270832
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/106.otp_ctrl_init_fail.2280377782
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/106.otp_ctrl_parallel_lc_esc.1830552010
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/107.otp_ctrl_init_fail.4180366547
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/107.otp_ctrl_parallel_lc_esc.856940121
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/108.otp_ctrl_init_fail.2311606790
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/108.otp_ctrl_parallel_lc_esc.3474444588
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/109.otp_ctrl_init_fail.1432291804
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/109.otp_ctrl_parallel_lc_esc.2150615598
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/11.otp_ctrl_alert_test.658513384
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/11.otp_ctrl_dai_errs.4146948561
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/11.otp_ctrl_macro_errs.420343807
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/11.otp_ctrl_parallel_key_req.1760684688
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/11.otp_ctrl_parallel_lc_esc.401408739
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/11.otp_ctrl_regwen.2702096847
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/11.otp_ctrl_smoke.473616716
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/11.otp_ctrl_test_access.1997506933
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/110.otp_ctrl_init_fail.2612928249
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/110.otp_ctrl_parallel_lc_esc.2914018397
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/111.otp_ctrl_init_fail.3460733910
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/111.otp_ctrl_parallel_lc_esc.2352040528
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/112.otp_ctrl_init_fail.754604245
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/112.otp_ctrl_parallel_lc_esc.4110270811
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/113.otp_ctrl_parallel_lc_esc.3640588253
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/114.otp_ctrl_init_fail.1560740581
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/114.otp_ctrl_parallel_lc_esc.461091002
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/115.otp_ctrl_parallel_lc_esc.1362878677
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/116.otp_ctrl_init_fail.3363684137
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/116.otp_ctrl_parallel_lc_esc.806312831
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/117.otp_ctrl_init_fail.126130547
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/117.otp_ctrl_parallel_lc_esc.464004280
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/118.otp_ctrl_init_fail.3027969659
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/118.otp_ctrl_parallel_lc_esc.1615563571
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/119.otp_ctrl_init_fail.3216421757
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/119.otp_ctrl_parallel_lc_esc.468135120
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/12.otp_ctrl_alert_test.1923825702
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/12.otp_ctrl_dai_errs.3570346898
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/12.otp_ctrl_init_fail.3391785044
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/12.otp_ctrl_parallel_key_req.3466606875
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/12.otp_ctrl_parallel_lc_esc.90188520
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/12.otp_ctrl_parallel_lc_req.2740811703
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/12.otp_ctrl_smoke.3139016180
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/12.otp_ctrl_stress_all_with_rand_reset.2568895186
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/12.otp_ctrl_test_access.3359458737
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/120.otp_ctrl_init_fail.165226978
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/120.otp_ctrl_parallel_lc_esc.3954310202
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/121.otp_ctrl_init_fail.529327114
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/121.otp_ctrl_parallel_lc_esc.2438580564
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/122.otp_ctrl_parallel_lc_esc.2773995770
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/123.otp_ctrl_init_fail.3149542595
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/123.otp_ctrl_parallel_lc_esc.3554180160
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/124.otp_ctrl_init_fail.948673507
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/124.otp_ctrl_parallel_lc_esc.1776954416
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/125.otp_ctrl_init_fail.2351555832
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/125.otp_ctrl_parallel_lc_esc.2860557705
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/126.otp_ctrl_init_fail.1249875832
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/126.otp_ctrl_parallel_lc_esc.1412162378
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/127.otp_ctrl_parallel_lc_esc.2644155107
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/128.otp_ctrl_init_fail.2595809889
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/128.otp_ctrl_parallel_lc_esc.4260468480
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/129.otp_ctrl_init_fail.3104661183
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/129.otp_ctrl_parallel_lc_esc.1247064525
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/13.otp_ctrl_alert_test.3482074661
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/13.otp_ctrl_check_fail.4040248327
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/13.otp_ctrl_dai_errs.3626376469
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/13.otp_ctrl_dai_lock.2940150460
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/13.otp_ctrl_init_fail.3821919462
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/13.otp_ctrl_macro_errs.1944901884
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/13.otp_ctrl_parallel_key_req.193456219
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/13.otp_ctrl_parallel_lc_esc.3056761537
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/13.otp_ctrl_parallel_lc_req.1201934174
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/13.otp_ctrl_regwen.1100955726
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/13.otp_ctrl_smoke.4171684140
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/13.otp_ctrl_stress_all.1587397629
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/13.otp_ctrl_test_access.2654619603
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/130.otp_ctrl_init_fail.1609741416
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/130.otp_ctrl_parallel_lc_esc.737415481
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/131.otp_ctrl_init_fail.1931201108
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/131.otp_ctrl_parallel_lc_esc.394354521
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/132.otp_ctrl_init_fail.1376238324
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/132.otp_ctrl_parallel_lc_esc.1872621945
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/133.otp_ctrl_init_fail.3110870974
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/133.otp_ctrl_parallel_lc_esc.3517960971
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/134.otp_ctrl_init_fail.1644693912
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/134.otp_ctrl_parallel_lc_esc.1541168902
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/135.otp_ctrl_init_fail.896045971
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/135.otp_ctrl_parallel_lc_esc.2386051204
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/136.otp_ctrl_init_fail.1549694804
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/136.otp_ctrl_parallel_lc_esc.1148852787
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/137.otp_ctrl_init_fail.294703209
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/137.otp_ctrl_parallel_lc_esc.983043028
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/138.otp_ctrl_init_fail.3838442208
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/138.otp_ctrl_parallel_lc_esc.4112380836
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/139.otp_ctrl_init_fail.1380317468
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/139.otp_ctrl_parallel_lc_esc.3644024307
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/14.otp_ctrl_alert_test.3975226877
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/14.otp_ctrl_check_fail.205994251
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/14.otp_ctrl_dai_errs.1024755107
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/14.otp_ctrl_dai_lock.644893018
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/14.otp_ctrl_init_fail.609969565
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/14.otp_ctrl_macro_errs.2803201694
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/14.otp_ctrl_parallel_key_req.3633700537
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/14.otp_ctrl_parallel_lc_esc.490122072
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/14.otp_ctrl_parallel_lc_req.2086183982
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/14.otp_ctrl_regwen.1580752547
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/14.otp_ctrl_smoke.753337777
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/14.otp_ctrl_stress_all.1649626860
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/140.otp_ctrl_init_fail.3981581096
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/140.otp_ctrl_parallel_lc_esc.153867078
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/141.otp_ctrl_init_fail.2846493752
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/141.otp_ctrl_parallel_lc_esc.3201368850
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/142.otp_ctrl_init_fail.3071293144
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/142.otp_ctrl_parallel_lc_esc.1734000758
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/143.otp_ctrl_init_fail.927430562
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/143.otp_ctrl_parallel_lc_esc.3983516070
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/144.otp_ctrl_init_fail.445067898
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/144.otp_ctrl_parallel_lc_esc.3179483817
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/145.otp_ctrl_parallel_lc_esc.2100524391
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/146.otp_ctrl_init_fail.3433462121
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/146.otp_ctrl_parallel_lc_esc.3405810410
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/147.otp_ctrl_init_fail.2896453201
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/147.otp_ctrl_parallel_lc_esc.2212591206
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/148.otp_ctrl_init_fail.2606572059
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/148.otp_ctrl_parallel_lc_esc.1302473335
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/149.otp_ctrl_init_fail.1141839073
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/149.otp_ctrl_parallel_lc_esc.3974732483
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/15.otp_ctrl_alert_test.1765072950
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/15.otp_ctrl_check_fail.3053253458
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/15.otp_ctrl_dai_errs.834524904
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/15.otp_ctrl_dai_lock.323524476
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/15.otp_ctrl_init_fail.3110156152
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/15.otp_ctrl_macro_errs.1536398282
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/15.otp_ctrl_parallel_key_req.4231355312
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/15.otp_ctrl_parallel_lc_esc.2176018377
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/15.otp_ctrl_parallel_lc_req.3206549015
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/15.otp_ctrl_regwen.4016708928
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/15.otp_ctrl_smoke.948430320
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/15.otp_ctrl_stress_all.2351338382
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/15.otp_ctrl_stress_all_with_rand_reset.2595429439
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/150.otp_ctrl_init_fail.3128504561
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/150.otp_ctrl_parallel_lc_esc.2740321586
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/151.otp_ctrl_init_fail.3669522406
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/151.otp_ctrl_parallel_lc_esc.609726118
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/152.otp_ctrl_init_fail.3099899761
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/152.otp_ctrl_parallel_lc_esc.3419597256
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/153.otp_ctrl_init_fail.2492115466
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/153.otp_ctrl_parallel_lc_esc.3951414927
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/154.otp_ctrl_parallel_lc_esc.1750754488
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/155.otp_ctrl_init_fail.2597571297
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/155.otp_ctrl_parallel_lc_esc.3542150702
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/156.otp_ctrl_init_fail.3499349460
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/156.otp_ctrl_parallel_lc_esc.838203123
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/157.otp_ctrl_init_fail.4249739391
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/157.otp_ctrl_parallel_lc_esc.707370686
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/158.otp_ctrl_init_fail.545359943
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/158.otp_ctrl_parallel_lc_esc.1900175804
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/159.otp_ctrl_init_fail.4040328218
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/159.otp_ctrl_parallel_lc_esc.1970919329
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/16.otp_ctrl_alert_test.3569607454
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/16.otp_ctrl_check_fail.157232943
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/16.otp_ctrl_dai_errs.3157474475
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/16.otp_ctrl_dai_lock.1076581153
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/16.otp_ctrl_macro_errs.4098267498
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/16.otp_ctrl_parallel_key_req.650379143
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/16.otp_ctrl_parallel_lc_esc.2774990356
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/16.otp_ctrl_parallel_lc_req.253187794
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/16.otp_ctrl_regwen.1578857219
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/16.otp_ctrl_smoke.2551026513
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/16.otp_ctrl_stress_all.699836448
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/16.otp_ctrl_test_access.3851312711
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/160.otp_ctrl_init_fail.4283474247
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/161.otp_ctrl_init_fail.2422670445
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/161.otp_ctrl_parallel_lc_esc.912682188
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/162.otp_ctrl_init_fail.190736094
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/162.otp_ctrl_parallel_lc_esc.2090441477
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/163.otp_ctrl_init_fail.23414590
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/163.otp_ctrl_parallel_lc_esc.175154184
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/164.otp_ctrl_init_fail.3143110087
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/164.otp_ctrl_parallel_lc_esc.1489926880
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/165.otp_ctrl_init_fail.1795429923
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/165.otp_ctrl_parallel_lc_esc.3859940042
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/166.otp_ctrl_init_fail.3326132385
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/166.otp_ctrl_parallel_lc_esc.4262643160
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/167.otp_ctrl_init_fail.2950265608
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/167.otp_ctrl_parallel_lc_esc.850282308
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/168.otp_ctrl_init_fail.1436575735
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/168.otp_ctrl_parallel_lc_esc.2977563564
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/169.otp_ctrl_init_fail.4122250656
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/169.otp_ctrl_parallel_lc_esc.1648962996
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/17.otp_ctrl_alert_test.413752537
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/17.otp_ctrl_check_fail.2912338382
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/17.otp_ctrl_dai_lock.1774983795
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/17.otp_ctrl_init_fail.306502186
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/17.otp_ctrl_macro_errs.2182949378
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/17.otp_ctrl_parallel_key_req.861457500
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/17.otp_ctrl_parallel_lc_req.639039557
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/17.otp_ctrl_regwen.3687262366
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/17.otp_ctrl_smoke.4013569066
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/17.otp_ctrl_stress_all.1767426201
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/17.otp_ctrl_stress_all_with_rand_reset.760854772
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/17.otp_ctrl_test_access.2233449997
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/170.otp_ctrl_init_fail.3566533699
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/170.otp_ctrl_parallel_lc_esc.1635264482
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/171.otp_ctrl_init_fail.2929926574
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/171.otp_ctrl_parallel_lc_esc.1303419191
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/172.otp_ctrl_init_fail.4116656537
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/172.otp_ctrl_parallel_lc_esc.1078952717
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/173.otp_ctrl_init_fail.96039583
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/173.otp_ctrl_parallel_lc_esc.3264296837
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/174.otp_ctrl_init_fail.755456526
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/174.otp_ctrl_parallel_lc_esc.4258219170
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/175.otp_ctrl_init_fail.1811325876
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/175.otp_ctrl_parallel_lc_esc.3810185375
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/176.otp_ctrl_init_fail.4242283134
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/176.otp_ctrl_parallel_lc_esc.4200372899
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/177.otp_ctrl_init_fail.3079110047
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/177.otp_ctrl_parallel_lc_esc.3913337183
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/178.otp_ctrl_init_fail.3811094958
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/178.otp_ctrl_parallel_lc_esc.3648230582
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/179.otp_ctrl_init_fail.2513219542
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/179.otp_ctrl_parallel_lc_esc.2555331119
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/18.otp_ctrl_alert_test.1902895699
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/18.otp_ctrl_check_fail.3539836825
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/18.otp_ctrl_dai_errs.4186918415
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/18.otp_ctrl_dai_lock.3079865408
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/18.otp_ctrl_init_fail.1028088927
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/18.otp_ctrl_macro_errs.3448320109
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/18.otp_ctrl_parallel_key_req.1783742023
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/18.otp_ctrl_parallel_lc_esc.3712995270
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/18.otp_ctrl_parallel_lc_req.3687307801
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/18.otp_ctrl_regwen.548972892
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/18.otp_ctrl_smoke.1012186744
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/18.otp_ctrl_test_access.534811488
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/180.otp_ctrl_init_fail.1744094395
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/180.otp_ctrl_parallel_lc_esc.23301033
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/181.otp_ctrl_init_fail.42204749
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/181.otp_ctrl_parallel_lc_esc.1330029305
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/182.otp_ctrl_init_fail.202113278
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/182.otp_ctrl_parallel_lc_esc.3538868490
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/183.otp_ctrl_init_fail.3638659268
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/183.otp_ctrl_parallel_lc_esc.2691023124
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/184.otp_ctrl_init_fail.2009086098
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/184.otp_ctrl_parallel_lc_esc.4200475135
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/185.otp_ctrl_init_fail.1952949948
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/185.otp_ctrl_parallel_lc_esc.1140471276
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/186.otp_ctrl_init_fail.4051716521
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/186.otp_ctrl_parallel_lc_esc.2942183436
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/187.otp_ctrl_init_fail.618740482
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/187.otp_ctrl_parallel_lc_esc.1700111458
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/188.otp_ctrl_init_fail.3197006033
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/188.otp_ctrl_parallel_lc_esc.459344638
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/189.otp_ctrl_init_fail.2306877033
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/189.otp_ctrl_parallel_lc_esc.2797434718
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/19.otp_ctrl_alert_test.2252927853
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/19.otp_ctrl_check_fail.4141942575
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/19.otp_ctrl_dai_errs.794873037
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/19.otp_ctrl_dai_lock.3793878366
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/19.otp_ctrl_init_fail.1304239521
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/19.otp_ctrl_parallel_key_req.3628769915
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/19.otp_ctrl_parallel_lc_esc.1334479256
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/19.otp_ctrl_parallel_lc_req.3280406493
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/19.otp_ctrl_regwen.2219676799
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/19.otp_ctrl_smoke.3171008710
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/19.otp_ctrl_stress_all_with_rand_reset.4124894184
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/19.otp_ctrl_test_access.3393745148
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/190.otp_ctrl_init_fail.2726230593
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/191.otp_ctrl_init_fail.2577341542
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/191.otp_ctrl_parallel_lc_esc.567825567
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/192.otp_ctrl_init_fail.2163956730
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/192.otp_ctrl_parallel_lc_esc.3475103200
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/193.otp_ctrl_init_fail.1610795987
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/193.otp_ctrl_parallel_lc_esc.3584089902
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/194.otp_ctrl_init_fail.579697221
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/194.otp_ctrl_parallel_lc_esc.292040748
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/195.otp_ctrl_init_fail.226731165
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/195.otp_ctrl_parallel_lc_esc.1054532930
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/196.otp_ctrl_init_fail.3982155142
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/196.otp_ctrl_parallel_lc_esc.1219406820
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/197.otp_ctrl_init_fail.1643791018
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/197.otp_ctrl_parallel_lc_esc.1996902150
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/198.otp_ctrl_init_fail.1359140831
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/198.otp_ctrl_parallel_lc_esc.3635713240
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/199.otp_ctrl_init_fail.3403183052
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/199.otp_ctrl_parallel_lc_esc.2438444991
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/2.otp_ctrl_alert_test.23493604
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/2.otp_ctrl_background_chks.1067039182
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/2.otp_ctrl_dai_errs.1292359939
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/2.otp_ctrl_init_fail.1072950677
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/2.otp_ctrl_parallel_lc_esc.3104867610
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/2.otp_ctrl_parallel_lc_req.1258163305
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/2.otp_ctrl_regwen.3259808786
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/2.otp_ctrl_smoke.3916890481
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/2.otp_ctrl_stress_all.1655189080
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/2.otp_ctrl_test_access.737441246
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/20.otp_ctrl_alert_test.1232307394
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/20.otp_ctrl_check_fail.1125900284
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/20.otp_ctrl_dai_errs.684151230
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/20.otp_ctrl_dai_lock.278582318
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/20.otp_ctrl_init_fail.3167464809
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/20.otp_ctrl_macro_errs.721833497
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/20.otp_ctrl_parallel_key_req.1955572845
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/20.otp_ctrl_parallel_lc_esc.1826896542
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/20.otp_ctrl_parallel_lc_req.1119914848
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/20.otp_ctrl_regwen.1975068557
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/20.otp_ctrl_smoke.66782862
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/20.otp_ctrl_stress_all.3231546215
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/20.otp_ctrl_stress_all_with_rand_reset.1849161279
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/20.otp_ctrl_test_access.1013395387
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/200.otp_ctrl_init_fail.3258041658
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/201.otp_ctrl_init_fail.4243660623
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/202.otp_ctrl_init_fail.3285221895
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/203.otp_ctrl_init_fail.3475769804
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/204.otp_ctrl_init_fail.1335300773
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/205.otp_ctrl_init_fail.2158863680
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/206.otp_ctrl_init_fail.1498091135
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/207.otp_ctrl_init_fail.1121829799
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/208.otp_ctrl_init_fail.1749003877
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/209.otp_ctrl_init_fail.3366567393
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/21.otp_ctrl_alert_test.2585406071
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/21.otp_ctrl_check_fail.3986276510
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/21.otp_ctrl_dai_errs.2066723980
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/21.otp_ctrl_dai_lock.799885665
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/21.otp_ctrl_init_fail.2812692264
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/21.otp_ctrl_macro_errs.1468939551
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/21.otp_ctrl_parallel_key_req.1440067161
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/21.otp_ctrl_parallel_lc_esc.286044162
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/21.otp_ctrl_parallel_lc_req.3099782215
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/21.otp_ctrl_regwen.3029071780
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/21.otp_ctrl_smoke.1764413377
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/21.otp_ctrl_stress_all.339259378
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/21.otp_ctrl_stress_all_with_rand_reset.626936638
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/21.otp_ctrl_test_access.3385609376
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/210.otp_ctrl_init_fail.1070751983
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/211.otp_ctrl_init_fail.1510179708
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/212.otp_ctrl_init_fail.2117393489
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/213.otp_ctrl_init_fail.1419798318
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/214.otp_ctrl_init_fail.3741731830
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/215.otp_ctrl_init_fail.1445611759
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/216.otp_ctrl_init_fail.3363994375
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/217.otp_ctrl_init_fail.652801237
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/218.otp_ctrl_init_fail.3590349549
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/219.otp_ctrl_init_fail.1154362666
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/22.otp_ctrl_alert_test.2150578101
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/22.otp_ctrl_check_fail.624163690
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/22.otp_ctrl_dai_errs.3850429994
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/22.otp_ctrl_dai_lock.929192358
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/22.otp_ctrl_init_fail.3591131412
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/22.otp_ctrl_macro_errs.2390180209
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/22.otp_ctrl_parallel_key_req.1337606755
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/22.otp_ctrl_parallel_lc_esc.528065566
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/22.otp_ctrl_parallel_lc_req.1765853706
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/22.otp_ctrl_regwen.1979256351
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/22.otp_ctrl_smoke.282189795
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/22.otp_ctrl_stress_all.3126779023
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/22.otp_ctrl_test_access.181314451
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/220.otp_ctrl_init_fail.3385717625
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/221.otp_ctrl_init_fail.1944618184
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/222.otp_ctrl_init_fail.2300400602
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/223.otp_ctrl_init_fail.2785432827
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/224.otp_ctrl_init_fail.1051685061
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/225.otp_ctrl_init_fail.3436472469
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/226.otp_ctrl_init_fail.834065199
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/227.otp_ctrl_init_fail.4165284993
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/228.otp_ctrl_init_fail.1355303606
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/229.otp_ctrl_init_fail.1694133495
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/23.otp_ctrl_alert_test.2850117705
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/23.otp_ctrl_check_fail.3829924158
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/23.otp_ctrl_dai_errs.1531413577
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/23.otp_ctrl_dai_lock.2604341464
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/23.otp_ctrl_init_fail.2999056273
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/23.otp_ctrl_macro_errs.901824833
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/23.otp_ctrl_parallel_key_req.3666822658
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/23.otp_ctrl_parallel_lc_esc.950293006
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/23.otp_ctrl_parallel_lc_req.1444811258
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/23.otp_ctrl_regwen.426585752
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/23.otp_ctrl_smoke.409081510
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/23.otp_ctrl_stress_all_with_rand_reset.1582379612
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/23.otp_ctrl_test_access.2053801570
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/230.otp_ctrl_init_fail.1173972577
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/231.otp_ctrl_init_fail.2898025607
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/232.otp_ctrl_init_fail.153692295
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/233.otp_ctrl_init_fail.2732238683
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/234.otp_ctrl_init_fail.990667383
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/235.otp_ctrl_init_fail.941310433
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/236.otp_ctrl_init_fail.2525691406
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/237.otp_ctrl_init_fail.3258725518
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/238.otp_ctrl_init_fail.1946834455
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/239.otp_ctrl_init_fail.2824451460
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/24.otp_ctrl_alert_test.3185213273
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/24.otp_ctrl_dai_errs.1165037808
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/24.otp_ctrl_dai_lock.4192386444
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/24.otp_ctrl_init_fail.1238726810
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/24.otp_ctrl_macro_errs.1250835267
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/24.otp_ctrl_parallel_key_req.3083614818
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/24.otp_ctrl_parallel_lc_esc.1510640845
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/24.otp_ctrl_parallel_lc_req.3592223875
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/24.otp_ctrl_regwen.3613241388
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/24.otp_ctrl_smoke.832022327
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/24.otp_ctrl_stress_all.3152020991
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/24.otp_ctrl_test_access.4128707965
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/241.otp_ctrl_init_fail.3763145987
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/242.otp_ctrl_init_fail.3384794973
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/243.otp_ctrl_init_fail.2149318784
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/244.otp_ctrl_init_fail.1022278585
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/245.otp_ctrl_init_fail.720383241
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/246.otp_ctrl_init_fail.2252577879
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/247.otp_ctrl_init_fail.3375464053
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/248.otp_ctrl_init_fail.4212704523
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/249.otp_ctrl_init_fail.1288800468
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/25.otp_ctrl_alert_test.2001739219
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/25.otp_ctrl_check_fail.690281617
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/25.otp_ctrl_dai_errs.3452985397
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/25.otp_ctrl_dai_lock.870816692
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/25.otp_ctrl_init_fail.1498276202
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/25.otp_ctrl_macro_errs.4166171653
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/25.otp_ctrl_parallel_key_req.1034172141
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/25.otp_ctrl_parallel_lc_esc.3976111714
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/25.otp_ctrl_parallel_lc_req.3897823227
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/25.otp_ctrl_regwen.1461123779
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/25.otp_ctrl_smoke.964253374
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/25.otp_ctrl_stress_all_with_rand_reset.4241468520
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/25.otp_ctrl_test_access.254816891
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/250.otp_ctrl_init_fail.844257933
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/251.otp_ctrl_init_fail.1337797871
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/252.otp_ctrl_init_fail.3123511763
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/253.otp_ctrl_init_fail.665308323
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/254.otp_ctrl_init_fail.894249382
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/255.otp_ctrl_init_fail.1256326629
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/256.otp_ctrl_init_fail.1721912693
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/258.otp_ctrl_init_fail.37663933
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/259.otp_ctrl_init_fail.1051305012
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/26.otp_ctrl_alert_test.2619714400
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/26.otp_ctrl_dai_errs.2368040244
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/26.otp_ctrl_dai_lock.2086913727
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/26.otp_ctrl_init_fail.3796369211
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/26.otp_ctrl_macro_errs.3725822328
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/26.otp_ctrl_parallel_key_req.3870262622
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/26.otp_ctrl_parallel_lc_esc.2901039772
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/26.otp_ctrl_parallel_lc_req.526349829
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/26.otp_ctrl_regwen.532654713
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/26.otp_ctrl_smoke.3892438455
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/26.otp_ctrl_stress_all.4256197971
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/26.otp_ctrl_stress_all_with_rand_reset.1910887081
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/26.otp_ctrl_test_access.374928509
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/260.otp_ctrl_init_fail.849521097
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/261.otp_ctrl_init_fail.3423192621
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/262.otp_ctrl_init_fail.1955299688
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/263.otp_ctrl_init_fail.3986742304
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/264.otp_ctrl_init_fail.1191575840
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/265.otp_ctrl_init_fail.614874181
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/266.otp_ctrl_init_fail.1568796759
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/267.otp_ctrl_init_fail.518794166
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/268.otp_ctrl_init_fail.1945428590
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/269.otp_ctrl_init_fail.2581116086
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/27.otp_ctrl_alert_test.2467541025
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/27.otp_ctrl_check_fail.4092830775
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/27.otp_ctrl_dai_errs.3273664589
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/27.otp_ctrl_dai_lock.3104251332
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/27.otp_ctrl_init_fail.3032099880
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/27.otp_ctrl_macro_errs.2113588501
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/27.otp_ctrl_parallel_key_req.710999601
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/27.otp_ctrl_parallel_lc_esc.1164268946
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/27.otp_ctrl_parallel_lc_req.418404781
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/27.otp_ctrl_regwen.1926305595
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/27.otp_ctrl_smoke.76871828
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/27.otp_ctrl_stress_all.2049456982
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/27.otp_ctrl_stress_all_with_rand_reset.756592843
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/27.otp_ctrl_test_access.330760784
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/270.otp_ctrl_init_fail.2386242911
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/271.otp_ctrl_init_fail.2229983047
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/272.otp_ctrl_init_fail.3477832644
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/273.otp_ctrl_init_fail.3382153314
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/274.otp_ctrl_init_fail.565626968
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/275.otp_ctrl_init_fail.1642618355
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/276.otp_ctrl_init_fail.585586069
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/277.otp_ctrl_init_fail.3354181048
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/278.otp_ctrl_init_fail.731200217
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/279.otp_ctrl_init_fail.4255180928
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/28.otp_ctrl_alert_test.4063937685
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/28.otp_ctrl_dai_errs.2179266965
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/28.otp_ctrl_dai_lock.1620945460
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/28.otp_ctrl_init_fail.2436872258
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/28.otp_ctrl_macro_errs.490217289
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/28.otp_ctrl_parallel_key_req.2363397403
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/28.otp_ctrl_parallel_lc_esc.4225736725
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/28.otp_ctrl_parallel_lc_req.1450669611
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/28.otp_ctrl_regwen.4176186396
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/28.otp_ctrl_smoke.425279383
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/28.otp_ctrl_stress_all.2244115000
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/28.otp_ctrl_test_access.2175074613
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/280.otp_ctrl_init_fail.2750725450
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/281.otp_ctrl_init_fail.2352189840
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/282.otp_ctrl_init_fail.572682088
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/283.otp_ctrl_init_fail.1127029702
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/284.otp_ctrl_init_fail.745954111
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/285.otp_ctrl_init_fail.3059102057
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/286.otp_ctrl_init_fail.492156468
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/287.otp_ctrl_init_fail.111470581
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/288.otp_ctrl_init_fail.3342243766
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/289.otp_ctrl_init_fail.2131405867
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/29.otp_ctrl_alert_test.1187843306
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/29.otp_ctrl_check_fail.3072112505
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/29.otp_ctrl_dai_errs.904626404
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/29.otp_ctrl_dai_lock.4076298518
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/29.otp_ctrl_init_fail.669351046
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/29.otp_ctrl_macro_errs.117831564
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/29.otp_ctrl_parallel_key_req.203290252
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/29.otp_ctrl_parallel_lc_esc.4245333866
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/29.otp_ctrl_parallel_lc_req.1197425246
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/29.otp_ctrl_regwen.4236422434
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/29.otp_ctrl_smoke.3339500766
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/29.otp_ctrl_stress_all.1871579644
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/29.otp_ctrl_stress_all_with_rand_reset.3732195400
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/29.otp_ctrl_test_access.2912363596
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/291.otp_ctrl_init_fail.3322857835
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/292.otp_ctrl_init_fail.1239830912
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/293.otp_ctrl_init_fail.1700531923
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/294.otp_ctrl_init_fail.1115978845
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/295.otp_ctrl_init_fail.317361308
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/296.otp_ctrl_init_fail.4026153985
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/297.otp_ctrl_init_fail.3443667526
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/298.otp_ctrl_init_fail.758394424
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/299.otp_ctrl_init_fail.2651246405
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/3.otp_ctrl_alert_test.3661963245
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/3.otp_ctrl_background_chks.2026578727
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/3.otp_ctrl_check_fail.1212193152
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/3.otp_ctrl_dai_errs.2916098732
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/3.otp_ctrl_init_fail.946912909
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/3.otp_ctrl_macro_errs.909150126
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/3.otp_ctrl_parallel_key_req.1101379372
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/3.otp_ctrl_parallel_lc_esc.2899231247
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/3.otp_ctrl_parallel_lc_req.1026800380
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/3.otp_ctrl_regwen.736416899
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/3.otp_ctrl_sec_cm.2907979621
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/3.otp_ctrl_smoke.2070744802
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/3.otp_ctrl_test_access.2191674177
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/30.otp_ctrl_alert_test.1841983550
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/30.otp_ctrl_check_fail.1555965056
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/30.otp_ctrl_dai_errs.2193607877
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/30.otp_ctrl_dai_lock.3170118096
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/30.otp_ctrl_init_fail.1579409578
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/30.otp_ctrl_macro_errs.2507156929
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/30.otp_ctrl_parallel_key_req.4006091769
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/30.otp_ctrl_parallel_lc_esc.1212439503
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/30.otp_ctrl_parallel_lc_req.3156495927
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/30.otp_ctrl_smoke.4152744440
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/30.otp_ctrl_stress_all.1238738837
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/30.otp_ctrl_stress_all_with_rand_reset.1066694790
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/30.otp_ctrl_test_access.3832132527
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/31.otp_ctrl_alert_test.2613806255
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/31.otp_ctrl_check_fail.3963968840
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/31.otp_ctrl_dai_errs.2226702528
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/31.otp_ctrl_dai_lock.4218385091
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/31.otp_ctrl_init_fail.946964176
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/31.otp_ctrl_macro_errs.3864200473
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/31.otp_ctrl_parallel_key_req.1659710141
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/31.otp_ctrl_parallel_lc_esc.931828094
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/31.otp_ctrl_parallel_lc_req.4172916328
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/31.otp_ctrl_regwen.2918529152
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/31.otp_ctrl_smoke.1740312667
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/31.otp_ctrl_stress_all.1154019618
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/31.otp_ctrl_test_access.1740063593
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/32.otp_ctrl_alert_test.1059098613
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/32.otp_ctrl_check_fail.3065672246
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/32.otp_ctrl_dai_errs.2766444143
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/32.otp_ctrl_dai_lock.350317220
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/32.otp_ctrl_init_fail.3431194033
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/32.otp_ctrl_macro_errs.2363691258
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/32.otp_ctrl_parallel_key_req.3582371041
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/32.otp_ctrl_parallel_lc_esc.2006780072
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/32.otp_ctrl_parallel_lc_req.4025699021
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/32.otp_ctrl_regwen.1795455036
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/32.otp_ctrl_smoke.3320017042
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/32.otp_ctrl_stress_all_with_rand_reset.3296781258
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/32.otp_ctrl_test_access.3430723530
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/33.otp_ctrl_alert_test.4136086822
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/33.otp_ctrl_check_fail.2467240244
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/33.otp_ctrl_dai_errs.379859173
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/33.otp_ctrl_dai_lock.3244447304
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/33.otp_ctrl_init_fail.2800507582
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/33.otp_ctrl_macro_errs.1431533017
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/33.otp_ctrl_parallel_key_req.358784869
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/33.otp_ctrl_parallel_lc_esc.3893849346
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/33.otp_ctrl_parallel_lc_req.1061897140
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/33.otp_ctrl_regwen.2530179959
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/33.otp_ctrl_smoke.4060737745
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/33.otp_ctrl_stress_all.1202141428
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/33.otp_ctrl_stress_all_with_rand_reset.1628353187
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/33.otp_ctrl_test_access.4286479909
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/34.otp_ctrl_alert_test.4257255812
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/34.otp_ctrl_check_fail.518920751
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/34.otp_ctrl_dai_errs.2775751350
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/34.otp_ctrl_dai_lock.2629309813
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/34.otp_ctrl_init_fail.3114439235
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/34.otp_ctrl_macro_errs.3495778183
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/34.otp_ctrl_parallel_key_req.2380791280
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/34.otp_ctrl_parallel_lc_esc.1315845278
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/34.otp_ctrl_parallel_lc_req.373034368
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/34.otp_ctrl_regwen.2564364861
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/34.otp_ctrl_smoke.1517653027
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/34.otp_ctrl_stress_all.3175631377
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/34.otp_ctrl_stress_all_with_rand_reset.399383705
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/34.otp_ctrl_test_access.3032706736
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/35.otp_ctrl_alert_test.76554004
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/35.otp_ctrl_check_fail.3730823760
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/35.otp_ctrl_dai_errs.1348219656
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/35.otp_ctrl_dai_lock.106956678
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/35.otp_ctrl_init_fail.2097919184
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/35.otp_ctrl_macro_errs.2929159593
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/35.otp_ctrl_parallel_key_req.4079318714
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/35.otp_ctrl_parallel_lc_esc.1443882366
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/35.otp_ctrl_parallel_lc_req.2005217892
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/35.otp_ctrl_regwen.496964850
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/35.otp_ctrl_smoke.3559687516
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/35.otp_ctrl_stress_all.3501693318
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/35.otp_ctrl_stress_all_with_rand_reset.23216382
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/35.otp_ctrl_test_access.679301451
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/36.otp_ctrl_alert_test.3348947186
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/36.otp_ctrl_check_fail.1152111074
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/36.otp_ctrl_dai_errs.887421395
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/36.otp_ctrl_dai_lock.430060404
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/36.otp_ctrl_init_fail.196035085
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/36.otp_ctrl_parallel_key_req.3155397102
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/36.otp_ctrl_parallel_lc_esc.3440738935
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/36.otp_ctrl_parallel_lc_req.859361093
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/36.otp_ctrl_regwen.448195947
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/36.otp_ctrl_smoke.3290098862
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/36.otp_ctrl_stress_all.3426363201
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/36.otp_ctrl_test_access.3918040929
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/37.otp_ctrl_alert_test.3316154738
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/37.otp_ctrl_check_fail.4110666553
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/37.otp_ctrl_dai_errs.4097093921
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/37.otp_ctrl_dai_lock.531970636
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/37.otp_ctrl_init_fail.2876300361
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/37.otp_ctrl_macro_errs.2781119118
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/37.otp_ctrl_parallel_key_req.1371368329
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/37.otp_ctrl_parallel_lc_esc.1133910348
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/37.otp_ctrl_parallel_lc_req.3250067574
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/37.otp_ctrl_regwen.1997002966
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/37.otp_ctrl_smoke.1356831150
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/37.otp_ctrl_stress_all.2085729345
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/37.otp_ctrl_test_access.474790410
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/38.otp_ctrl_alert_test.399377363
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/38.otp_ctrl_check_fail.866481951
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/38.otp_ctrl_dai_errs.455418102
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/38.otp_ctrl_dai_lock.4063192639
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/38.otp_ctrl_init_fail.1401361935
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/38.otp_ctrl_macro_errs.1022750613
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/38.otp_ctrl_parallel_key_req.2386992654
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/38.otp_ctrl_parallel_lc_esc.2184340854
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/38.otp_ctrl_parallel_lc_req.2150584817
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/38.otp_ctrl_regwen.2494083497
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/38.otp_ctrl_smoke.3146558812
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/38.otp_ctrl_stress_all.3476609899
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/38.otp_ctrl_test_access.284443316
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/39.otp_ctrl_alert_test.3000193449
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/39.otp_ctrl_check_fail.1770101230
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/39.otp_ctrl_dai_errs.1316510317
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/39.otp_ctrl_dai_lock.1084337571
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/39.otp_ctrl_init_fail.2732784917
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/39.otp_ctrl_macro_errs.179126543
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/39.otp_ctrl_parallel_key_req.1231846975
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/39.otp_ctrl_parallel_lc_esc.1914259863
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/39.otp_ctrl_parallel_lc_req.147959200
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/39.otp_ctrl_regwen.2841956819
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/39.otp_ctrl_smoke.1722672573
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/39.otp_ctrl_stress_all_with_rand_reset.3652415360
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/39.otp_ctrl_test_access.4062885131
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/4.otp_ctrl_background_chks.1053763293
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/4.otp_ctrl_dai_lock.1714842928
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/4.otp_ctrl_parallel_key_req.3715084709
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/4.otp_ctrl_parallel_lc_esc.2659982671
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/4.otp_ctrl_regwen.532161179
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/4.otp_ctrl_sec_cm.375211444
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/4.otp_ctrl_smoke.381601343
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/4.otp_ctrl_test_access.662264210
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/40.otp_ctrl_alert_test.2221060711
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/40.otp_ctrl_check_fail.210439593
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/40.otp_ctrl_dai_errs.925156157
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/40.otp_ctrl_dai_lock.4269876991
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/40.otp_ctrl_init_fail.4000283917
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/40.otp_ctrl_macro_errs.3494659722
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/40.otp_ctrl_parallel_key_req.1362499302
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/40.otp_ctrl_parallel_lc_esc.2870894925
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/40.otp_ctrl_parallel_lc_req.3224150599
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/40.otp_ctrl_regwen.3099012556
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/40.otp_ctrl_smoke.3681500616
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/40.otp_ctrl_stress_all.3183649048
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/40.otp_ctrl_stress_all_with_rand_reset.1245946440
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/40.otp_ctrl_test_access.2861302543
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/41.otp_ctrl_alert_test.759173341
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/41.otp_ctrl_check_fail.3439518071
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/41.otp_ctrl_dai_errs.1946986983
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/41.otp_ctrl_dai_lock.3529344190
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/41.otp_ctrl_macro_errs.2575637975
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/41.otp_ctrl_parallel_key_req.851845856
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/41.otp_ctrl_parallel_lc_esc.3300161900
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/41.otp_ctrl_parallel_lc_req.4122263240
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/41.otp_ctrl_regwen.1688909683
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/41.otp_ctrl_smoke.3915404118
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/41.otp_ctrl_stress_all.3360888720
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/41.otp_ctrl_stress_all_with_rand_reset.4108174042
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/41.otp_ctrl_test_access.2475903585
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/42.otp_ctrl_alert_test.2498748961
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/42.otp_ctrl_check_fail.3078909017
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/42.otp_ctrl_dai_errs.332515811
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/42.otp_ctrl_dai_lock.3005903393
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/42.otp_ctrl_init_fail.4034575272
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/42.otp_ctrl_macro_errs.1705875906
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/42.otp_ctrl_parallel_key_req.3321534485
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/42.otp_ctrl_parallel_lc_esc.3565191407
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/42.otp_ctrl_parallel_lc_req.3795430072
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/42.otp_ctrl_regwen.81056228
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/42.otp_ctrl_smoke.1434990150
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/42.otp_ctrl_stress_all.1775716673
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/42.otp_ctrl_stress_all_with_rand_reset.1262777254
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/42.otp_ctrl_test_access.3499884211
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/43.otp_ctrl_alert_test.1450335723
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/43.otp_ctrl_check_fail.1321597338
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/43.otp_ctrl_dai_errs.2537317447
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/43.otp_ctrl_dai_lock.4216244042
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/43.otp_ctrl_init_fail.505408632
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/43.otp_ctrl_macro_errs.1246335104
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/43.otp_ctrl_parallel_key_req.1475229368
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/43.otp_ctrl_parallel_lc_esc.2406770013
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/43.otp_ctrl_parallel_lc_req.1024552626
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/43.otp_ctrl_regwen.1712157656
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/43.otp_ctrl_smoke.4239986423
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/43.otp_ctrl_stress_all.313915720
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/43.otp_ctrl_test_access.1201279261
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/44.otp_ctrl_alert_test.3824134101
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/44.otp_ctrl_check_fail.1219222803
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/44.otp_ctrl_dai_errs.3698585471
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/44.otp_ctrl_dai_lock.17663511
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/44.otp_ctrl_init_fail.2632615967
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/44.otp_ctrl_macro_errs.2672706151
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/44.otp_ctrl_parallel_key_req.225577593
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/44.otp_ctrl_parallel_lc_esc.2230832337
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/44.otp_ctrl_parallel_lc_req.2636333708
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/44.otp_ctrl_regwen.4200707541
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/44.otp_ctrl_smoke.3981424041
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/44.otp_ctrl_stress_all.433910652
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/44.otp_ctrl_stress_all_with_rand_reset.2594562110
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/44.otp_ctrl_test_access.3978373381
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/45.otp_ctrl_alert_test.3058218745
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/45.otp_ctrl_check_fail.3568002033
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/45.otp_ctrl_dai_errs.3195112383
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/45.otp_ctrl_dai_lock.1934853991
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/45.otp_ctrl_init_fail.145441578
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/45.otp_ctrl_macro_errs.2013830111
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/45.otp_ctrl_parallel_key_req.3023394827
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/45.otp_ctrl_parallel_lc_esc.3883197793
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/45.otp_ctrl_parallel_lc_req.287282333
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/45.otp_ctrl_regwen.1553275007
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/45.otp_ctrl_smoke.3227935053
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/45.otp_ctrl_stress_all.3528594797
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/45.otp_ctrl_test_access.4048493929
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/46.otp_ctrl_alert_test.3312675901
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/46.otp_ctrl_check_fail.2320870537
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/46.otp_ctrl_dai_errs.915470135
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/46.otp_ctrl_dai_lock.240320859
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/46.otp_ctrl_init_fail.3794618259
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/46.otp_ctrl_macro_errs.2064415643
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/46.otp_ctrl_parallel_key_req.1692751885
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/46.otp_ctrl_parallel_lc_esc.3789174882
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/46.otp_ctrl_parallel_lc_req.3544702816
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/46.otp_ctrl_regwen.2477275047
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/46.otp_ctrl_smoke.1790400079
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/46.otp_ctrl_stress_all.2161377076
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/46.otp_ctrl_test_access.3052520888
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/47.otp_ctrl_alert_test.4185563073
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/47.otp_ctrl_check_fail.1829753587
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/47.otp_ctrl_dai_errs.2774368945
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/47.otp_ctrl_dai_lock.1209317890
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/47.otp_ctrl_init_fail.745181391
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/47.otp_ctrl_macro_errs.3680968877
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/47.otp_ctrl_parallel_key_req.3959839715
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/47.otp_ctrl_parallel_lc_esc.3847151947
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/47.otp_ctrl_parallel_lc_req.2042116693
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/47.otp_ctrl_regwen.2708713892
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/47.otp_ctrl_smoke.2690850080
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/47.otp_ctrl_stress_all.1147857918
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/47.otp_ctrl_test_access.3013047047
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/48.otp_ctrl_alert_test.462396515
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/48.otp_ctrl_check_fail.1052706303
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/48.otp_ctrl_dai_errs.1528598485
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/48.otp_ctrl_dai_lock.1603750006
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/48.otp_ctrl_init_fail.2599009252
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/48.otp_ctrl_macro_errs.568402688
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/48.otp_ctrl_parallel_key_req.2240837953
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/48.otp_ctrl_parallel_lc_esc.1788029697
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/48.otp_ctrl_parallel_lc_req.1431580819
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/48.otp_ctrl_regwen.2124680348
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/48.otp_ctrl_smoke.4122785969
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/48.otp_ctrl_stress_all.460537713
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/48.otp_ctrl_stress_all_with_rand_reset.1093642702
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/48.otp_ctrl_test_access.2726207878
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/49.otp_ctrl_alert_test.1526720823
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/49.otp_ctrl_check_fail.614772179
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/49.otp_ctrl_dai_errs.1708336313
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/49.otp_ctrl_dai_lock.3828744081
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/49.otp_ctrl_init_fail.756813308
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/49.otp_ctrl_macro_errs.1324197729
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/49.otp_ctrl_parallel_key_req.149890728
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/49.otp_ctrl_parallel_lc_esc.2282627368
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/49.otp_ctrl_parallel_lc_req.2228711557
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/49.otp_ctrl_regwen.2785044330
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/49.otp_ctrl_smoke.734544461
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/49.otp_ctrl_stress_all.2550850730
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/49.otp_ctrl_stress_all_with_rand_reset.238945025
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/49.otp_ctrl_test_access.423668361
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/5.otp_ctrl_alert_test.2638030214
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/5.otp_ctrl_background_chks.1823283976
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/5.otp_ctrl_check_fail.3116449131
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/5.otp_ctrl_dai_errs.3323811194
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/5.otp_ctrl_init_fail.2917010867
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/5.otp_ctrl_macro_errs.440941213
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/5.otp_ctrl_parallel_key_req.3232590485
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/5.otp_ctrl_parallel_lc_esc.1609178301
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/5.otp_ctrl_regwen.4083224948
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/5.otp_ctrl_smoke.1387294372
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/5.otp_ctrl_stress_all_with_rand_reset.1023572927
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/5.otp_ctrl_test_access.3246883021
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/50.otp_ctrl_init_fail.3387720495
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/50.otp_ctrl_parallel_lc_esc.695748061
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/50.otp_ctrl_stress_all_with_rand_reset.3443855581
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/51.otp_ctrl_init_fail.3632781490
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/51.otp_ctrl_parallel_lc_esc.2200792311
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/52.otp_ctrl_init_fail.2343096033
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/52.otp_ctrl_parallel_lc_esc.1938378813
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/52.otp_ctrl_stress_all_with_rand_reset.663572102
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/53.otp_ctrl_init_fail.2735959291
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/53.otp_ctrl_parallel_lc_esc.2954487039
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/53.otp_ctrl_stress_all_with_rand_reset.2840446977
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/54.otp_ctrl_init_fail.447534857
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/54.otp_ctrl_parallel_lc_esc.642238171
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/55.otp_ctrl_init_fail.2331050251
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/55.otp_ctrl_parallel_lc_esc.2581333905
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/55.otp_ctrl_stress_all_with_rand_reset.2415169459
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/56.otp_ctrl_init_fail.2536549847
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/56.otp_ctrl_parallel_lc_esc.2107224741
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/56.otp_ctrl_stress_all_with_rand_reset.1581178699
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/57.otp_ctrl_init_fail.3021279588
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/57.otp_ctrl_parallel_lc_esc.3188695842
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/57.otp_ctrl_stress_all_with_rand_reset.94373699
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/58.otp_ctrl_init_fail.1553491724
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/58.otp_ctrl_parallel_lc_esc.3846156391
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/58.otp_ctrl_stress_all_with_rand_reset.1221706969
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/59.otp_ctrl_init_fail.3235430781
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/59.otp_ctrl_parallel_lc_esc.2702991658
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/59.otp_ctrl_stress_all_with_rand_reset.3003645075
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/6.otp_ctrl_alert_test.952018254
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/6.otp_ctrl_background_chks.47215910
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/6.otp_ctrl_check_fail.1796364226
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/6.otp_ctrl_dai_errs.2217675132
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/6.otp_ctrl_dai_lock.1024697934
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/6.otp_ctrl_parallel_key_req.48807472
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/6.otp_ctrl_parallel_lc_esc.2640480432
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/6.otp_ctrl_parallel_lc_req.108490045
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/6.otp_ctrl_regwen.3522599632
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/6.otp_ctrl_stress_all_with_rand_reset.3130513228
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/6.otp_ctrl_test_access.2114100247
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/60.otp_ctrl_init_fail.3872881790
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/60.otp_ctrl_parallel_lc_esc.160669195
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/61.otp_ctrl_init_fail.513152806
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/61.otp_ctrl_parallel_lc_esc.2968119506
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/62.otp_ctrl_init_fail.1601536071
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/62.otp_ctrl_parallel_lc_esc.2004287356
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/62.otp_ctrl_stress_all_with_rand_reset.830416611
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/63.otp_ctrl_init_fail.1547597250
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/63.otp_ctrl_parallel_lc_esc.3086268103
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/64.otp_ctrl_init_fail.3087207432
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/64.otp_ctrl_parallel_lc_esc.1487620234
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/64.otp_ctrl_stress_all_with_rand_reset.2365765832
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/65.otp_ctrl_init_fail.3649930297
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/65.otp_ctrl_parallel_lc_esc.1001242248
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/65.otp_ctrl_stress_all_with_rand_reset.73728644
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/66.otp_ctrl_init_fail.4090558334
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/66.otp_ctrl_parallel_lc_esc.1205033061
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/67.otp_ctrl_init_fail.3083639040
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/68.otp_ctrl_init_fail.4091696216
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/68.otp_ctrl_parallel_lc_esc.1975513008
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/68.otp_ctrl_stress_all_with_rand_reset.4180274807
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/69.otp_ctrl_init_fail.733522325
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/69.otp_ctrl_parallel_lc_esc.3003766296
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/7.otp_ctrl_alert_test.979431461
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/7.otp_ctrl_background_chks.3886550558
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/7.otp_ctrl_dai_errs.3553967169
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/7.otp_ctrl_dai_lock.4249147224
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/7.otp_ctrl_init_fail.2044554290
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/7.otp_ctrl_macro_errs.2257075326
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/7.otp_ctrl_parallel_key_req.2355292231
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/7.otp_ctrl_parallel_lc_esc.3327189227
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/7.otp_ctrl_parallel_lc_req.3750437384
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/7.otp_ctrl_regwen.247184923
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/7.otp_ctrl_smoke.3534096539
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/7.otp_ctrl_test_access.1317936500
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/70.otp_ctrl_init_fail.2941994365
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/70.otp_ctrl_parallel_lc_esc.2032869861
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/71.otp_ctrl_init_fail.4237083233
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/71.otp_ctrl_parallel_lc_esc.4213443898
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/71.otp_ctrl_stress_all_with_rand_reset.954610487
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/72.otp_ctrl_init_fail.192627727
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/72.otp_ctrl_parallel_lc_esc.1560846183
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/73.otp_ctrl_init_fail.2770818525
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/73.otp_ctrl_parallel_lc_esc.3565702667
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/73.otp_ctrl_stress_all_with_rand_reset.3137289418
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/74.otp_ctrl_init_fail.1850390006
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/74.otp_ctrl_parallel_lc_esc.118430322
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/74.otp_ctrl_stress_all_with_rand_reset.1814055538
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/75.otp_ctrl_init_fail.1805405333
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/75.otp_ctrl_parallel_lc_esc.3911977125
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/76.otp_ctrl_init_fail.3221324811
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/76.otp_ctrl_parallel_lc_esc.1115146863
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/77.otp_ctrl_parallel_lc_esc.3407167106
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/77.otp_ctrl_stress_all_with_rand_reset.1920608994
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/78.otp_ctrl_init_fail.1692423989
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/78.otp_ctrl_parallel_lc_esc.4128661606
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/78.otp_ctrl_stress_all_with_rand_reset.1686792854
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/79.otp_ctrl_init_fail.2896344643
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/79.otp_ctrl_parallel_lc_esc.1724630739
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/8.otp_ctrl_alert_test.1245348266
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/8.otp_ctrl_background_chks.951201931
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/8.otp_ctrl_check_fail.4199490975
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/8.otp_ctrl_dai_errs.2640003766
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/8.otp_ctrl_dai_lock.2046258766
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/8.otp_ctrl_init_fail.3704509944
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/8.otp_ctrl_macro_errs.1811382065
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/8.otp_ctrl_parallel_key_req.2728112649
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/8.otp_ctrl_parallel_lc_esc.3486808175
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/8.otp_ctrl_regwen.441745614
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/8.otp_ctrl_smoke.3938855663
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/8.otp_ctrl_stress_all.362414417
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/8.otp_ctrl_test_access.2205530329
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/80.otp_ctrl_init_fail.247447409
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/80.otp_ctrl_parallel_lc_esc.2424221933
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/81.otp_ctrl_init_fail.308174157
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/81.otp_ctrl_parallel_lc_esc.2434994333
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/81.otp_ctrl_stress_all_with_rand_reset.1635678508
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/82.otp_ctrl_init_fail.3813810587
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/82.otp_ctrl_parallel_lc_esc.308558493
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/82.otp_ctrl_stress_all_with_rand_reset.606718025
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/83.otp_ctrl_init_fail.391209860
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/83.otp_ctrl_parallel_lc_esc.3091915622
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/83.otp_ctrl_stress_all_with_rand_reset.1990277104
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/84.otp_ctrl_init_fail.2555519454
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/84.otp_ctrl_parallel_lc_esc.2148168348
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/84.otp_ctrl_stress_all_with_rand_reset.2028161180
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/85.otp_ctrl_parallel_lc_esc.6143766
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/85.otp_ctrl_stress_all_with_rand_reset.3156663932
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/86.otp_ctrl_init_fail.1077631164
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/86.otp_ctrl_parallel_lc_esc.4043719205
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/87.otp_ctrl_init_fail.1492376044
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/87.otp_ctrl_parallel_lc_esc.1609458738
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/87.otp_ctrl_stress_all_with_rand_reset.259153572
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/88.otp_ctrl_init_fail.2184723536
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/88.otp_ctrl_parallel_lc_esc.4117575051
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/89.otp_ctrl_init_fail.3587933249
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/89.otp_ctrl_parallel_lc_esc.379024252
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/89.otp_ctrl_stress_all_with_rand_reset.3344863219
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/9.otp_ctrl_alert_test.3151760693
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/9.otp_ctrl_background_chks.2009463796
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/9.otp_ctrl_check_fail.4133955247
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/9.otp_ctrl_dai_errs.3676198471
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/9.otp_ctrl_dai_lock.793792709
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/9.otp_ctrl_init_fail.752104033
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/9.otp_ctrl_macro_errs.2035446733
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/9.otp_ctrl_parallel_key_req.3773518651
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/9.otp_ctrl_parallel_lc_esc.3965190699
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/9.otp_ctrl_parallel_lc_req.2251037364
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/9.otp_ctrl_regwen.2596633959
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/9.otp_ctrl_smoke.2628136012
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/9.otp_ctrl_stress_all.87321848
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/9.otp_ctrl_stress_all_with_rand_reset.3696754493
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/90.otp_ctrl_init_fail.3501681291
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/90.otp_ctrl_parallel_lc_esc.1991863294
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/90.otp_ctrl_stress_all_with_rand_reset.187493724
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/91.otp_ctrl_parallel_lc_esc.3837976962
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/91.otp_ctrl_stress_all_with_rand_reset.756454091
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/92.otp_ctrl_init_fail.1754184488
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/92.otp_ctrl_parallel_lc_esc.852057004
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/93.otp_ctrl_init_fail.2757193278
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/93.otp_ctrl_parallel_lc_esc.2289959030
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/93.otp_ctrl_stress_all_with_rand_reset.3086872937
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/94.otp_ctrl_init_fail.1490613083
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/94.otp_ctrl_parallel_lc_esc.4182167135
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/95.otp_ctrl_init_fail.832906556
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/95.otp_ctrl_parallel_lc_esc.1712654734
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/95.otp_ctrl_stress_all_with_rand_reset.3214061010
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/96.otp_ctrl_init_fail.2330653687
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/96.otp_ctrl_parallel_lc_esc.3955227510
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/97.otp_ctrl_init_fail.2795596840
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/97.otp_ctrl_parallel_lc_esc.3658174370
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/98.otp_ctrl_init_fail.3995373207
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/98.otp_ctrl_parallel_lc_esc.2255267828
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/98.otp_ctrl_stress_all_with_rand_reset.1607697990
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/99.otp_ctrl_init_fail.1915354746
/workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/99.otp_ctrl_parallel_lc_esc.3280949975



Total test records in report: 1309
tests.html | tests1.html | tests2.html | tests3.html | tests4.html | tests5.html | tests6.html | tests7.html | tests8.html | tests9.html | tests10.html | tests11.html | tests12.html | tests13.html | tests14.html | tests15.html | tests16.html | tests17.html | tests18.html | tests19.html | tests20.html | tests21.html | tests22.html | tests23.html | tests24.html | tests25.html | tests26.html | tests27.html
TEST NOTEST LOCATIONTEST NAMESTATUSSTARTEDFINISHEDSIMULATION TIME
T1 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/0.otp_ctrl_wake_up.3023745297 Oct 15 09:37:32 AM UTC 24 Oct 15 09:37:35 AM UTC 24 72201962 ps
T2 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/0.otp_ctrl_init_fail.794160459 Oct 15 09:37:32 AM UTC 24 Oct 15 09:37:38 AM UTC 24 122606742 ps
T3 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/0.otp_ctrl_parallel_lc_esc.1639868471 Oct 15 09:37:33 AM UTC 24 Oct 15 09:37:39 AM UTC 24 160468713 ps
T11 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/0.otp_ctrl_alert_test.2244442939 Oct 15 09:37:35 AM UTC 24 Oct 15 09:37:39 AM UTC 24 188791575 ps
T4 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/0.otp_ctrl_smoke.3937615645 Oct 15 09:37:32 AM UTC 24 Oct 15 09:37:40 AM UTC 24 264199165 ps
T5 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/1.otp_ctrl_init_fail.3166884963 Oct 15 09:37:35 AM UTC 24 Oct 15 09:37:41 AM UTC 24 304012171 ps
T6 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/0.otp_ctrl_macro_errs.3483847521 Oct 15 09:37:34 AM UTC 24 Oct 15 09:37:42 AM UTC 24 449128330 ps
T7 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/0.otp_ctrl_check_fail.347204534 Oct 15 09:37:34 AM UTC 24 Oct 15 09:37:46 AM UTC 24 1242686415 ps
T12 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/0.otp_ctrl_low_freq_read.2831012073 Oct 15 09:37:32 AM UTC 24 Oct 15 09:37:46 AM UTC 24 5980076882 ps
T13 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/1.otp_ctrl_parallel_lc_esc.2134705988 Oct 15 09:37:36 AM UTC 24 Oct 15 09:37:46 AM UTC 24 257132147 ps
T73 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/1.otp_ctrl_smoke.1079762124 Oct 15 09:37:35 AM UTC 24 Oct 15 09:37:48 AM UTC 24 1203450473 ps
T74 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/0.otp_ctrl_partition_walk.2003365393 Oct 15 09:37:32 AM UTC 24 Oct 15 09:37:50 AM UTC 24 646325685 ps
T17 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/0.otp_ctrl_parallel_lc_req.393250632 Oct 15 09:37:33 AM UTC 24 Oct 15 09:37:50 AM UTC 24 1350628819 ps
T26 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/0.otp_ctrl_test_access.2999165972 Oct 15 09:37:35 AM UTC 24 Oct 15 09:37:50 AM UTC 24 613325186 ps
T75 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/0.otp_ctrl_regwen.866049225 Oct 15 09:37:34 AM UTC 24 Oct 15 09:37:50 AM UTC 24 288128492 ps
T85 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/1.otp_ctrl_regwen.3337820980 Oct 15 09:37:41 AM UTC 24 Oct 15 09:37:50 AM UTC 24 656694753 ps
T86 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/1.otp_ctrl_alert_test.46426939 Oct 15 09:37:46 AM UTC 24 Oct 15 09:37:50 AM UTC 24 125139647 ps
T38 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/1.otp_ctrl_test_access.1191478345 Oct 15 09:37:41 AM UTC 24 Oct 15 09:37:51 AM UTC 24 756408119 ps
T18 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/0.otp_ctrl_parallel_key_req.2803843375 Oct 15 09:37:34 AM UTC 24 Oct 15 09:37:51 AM UTC 24 385362253 ps
T48 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/1.otp_ctrl_background_chks.4143773534 Oct 15 09:37:36 AM UTC 24 Oct 15 09:37:53 AM UTC 24 1208909092 ps
T8 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/1.otp_ctrl_dai_errs.427954292 Oct 15 09:37:40 AM UTC 24 Oct 15 09:37:56 AM UTC 24 278733594 ps
T87 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/2.otp_ctrl_parallel_lc_esc.3104867610 Oct 15 09:37:51 AM UTC 24 Oct 15 09:37:57 AM UTC 24 163034184 ps
T101 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/2.otp_ctrl_regwen.3259808786 Oct 15 09:37:52 AM UTC 24 Oct 15 09:37:58 AM UTC 24 106146451 ps
T9 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/0.otp_ctrl_dai_errs.1834476438 Oct 15 09:37:34 AM UTC 24 Oct 15 09:37:58 AM UTC 24 951018441 ps
T102 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/2.otp_ctrl_smoke.3916890481 Oct 15 09:37:48 AM UTC 24 Oct 15 09:37:58 AM UTC 24 426190161 ps
T27 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/1.otp_ctrl_check_fail.3814837925 Oct 15 09:37:40 AM UTC 24 Oct 15 09:37:59 AM UTC 24 7612952702 ps
T103 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/2.otp_ctrl_init_fail.1072950677 Oct 15 09:37:49 AM UTC 24 Oct 15 09:37:59 AM UTC 24 2643577704 ps
T104 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/2.otp_ctrl_alert_test.23493604 Oct 15 09:37:56 AM UTC 24 Oct 15 09:38:00 AM UTC 24 76176856 ps
T59 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/2.otp_ctrl_parallel_lc_req.1258163305 Oct 15 09:37:49 AM UTC 24 Oct 15 09:38:01 AM UTC 24 989439478 ps
T65 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/1.otp_ctrl_parallel_lc_req.2512275751 Oct 15 09:37:36 AM UTC 24 Oct 15 09:38:02 AM UTC 24 897332430 ps
T84 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/1.otp_ctrl_parallel_key_req.1831721849 Oct 15 09:37:40 AM UTC 24 Oct 15 09:38:02 AM UTC 24 5921959286 ps
T88 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/0.otp_ctrl_background_chks.3585656407 Oct 15 09:37:33 AM UTC 24 Oct 15 09:38:02 AM UTC 24 9359731352 ps
T198 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/1.otp_ctrl_macro_errs.1104327981 Oct 15 09:37:40 AM UTC 24 Oct 15 09:38:03 AM UTC 24 689889407 ps
T32 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/3.otp_ctrl_init_fail.946912909 Oct 15 09:37:58 AM UTC 24 Oct 15 09:38:04 AM UTC 24 1385084041 ps
T199 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/3.otp_ctrl_smoke.2070744802 Oct 15 09:37:57 AM UTC 24 Oct 15 09:38:05 AM UTC 24 483869887 ps
T89 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/2.otp_ctrl_dai_lock.3561807173 Oct 15 09:37:51 AM UTC 24 Oct 15 09:38:06 AM UTC 24 1190687010 ps
T51 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/2.otp_ctrl_macro_errs.155967078 Oct 15 09:37:52 AM UTC 24 Oct 15 09:38:06 AM UTC 24 631629812 ps
T291 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/3.otp_ctrl_alert_test.3661963245 Oct 15 09:38:04 AM UTC 24 Oct 15 09:38:07 AM UTC 24 105877360 ps
T90 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/1.otp_ctrl_dai_lock.1256863485 Oct 15 09:37:40 AM UTC 24 Oct 15 09:38:07 AM UTC 24 998593618 ps
T91 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/0.otp_ctrl_dai_lock.2268011283 Oct 15 09:37:34 AM UTC 24 Oct 15 09:38:07 AM UTC 24 9081214191 ps
T28 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/2.otp_ctrl_check_fail.2709224803 Oct 15 09:37:51 AM UTC 24 Oct 15 09:38:09 AM UTC 24 1550012836 ps
T49 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/3.otp_ctrl_macro_errs.909150126 Oct 15 09:38:02 AM UTC 24 Oct 15 09:38:10 AM UTC 24 255604792 ps
T472 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/3.otp_ctrl_regwen.736416899 Oct 15 09:38:02 AM UTC 24 Oct 15 09:38:10 AM UTC 24 191564062 ps
T92 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/2.otp_ctrl_background_chks.1067039182 Oct 15 09:37:49 AM UTC 24 Oct 15 09:38:10 AM UTC 24 1265315339 ps
T192 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/3.otp_ctrl_parallel_lc_esc.2899231247 Oct 15 09:38:00 AM UTC 24 Oct 15 09:38:12 AM UTC 24 2390812375 ps
T159 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/4.otp_ctrl_init_fail.766254626 Oct 15 09:38:06 AM UTC 24 Oct 15 09:38:13 AM UTC 24 2761766405 ps
T201 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/4.otp_ctrl_background_chks.1053763293 Oct 15 09:38:06 AM UTC 24 Oct 15 09:38:13 AM UTC 24 3504317451 ps
T272 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/4.otp_ctrl_smoke.381601343 Oct 15 09:38:06 AM UTC 24 Oct 15 09:38:14 AM UTC 24 1473046818 ps
T93 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/3.otp_ctrl_dai_lock.821696700 Oct 15 09:38:00 AM UTC 24 Oct 15 09:38:14 AM UTC 24 673702963 ps
T60 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/4.otp_ctrl_parallel_lc_esc.2659982671 Oct 15 09:38:07 AM UTC 24 Oct 15 09:38:15 AM UTC 24 283280530 ps
T402 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/4.otp_ctrl_regwen.532161179 Oct 15 09:38:11 AM UTC 24 Oct 15 09:38:16 AM UTC 24 236660752 ps
T473 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/4.otp_ctrl_alert_test.2037515004 Oct 15 09:38:14 AM UTC 24 Oct 15 09:38:18 AM UTC 24 163705010 ps
T94 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/2.otp_ctrl_test_access.737441246 Oct 15 09:37:53 AM UTC 24 Oct 15 09:38:19 AM UTC 24 2801163297 ps
T95 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/2.otp_ctrl_parallel_key_req.2061689379 Oct 15 09:37:52 AM UTC 24 Oct 15 09:38:20 AM UTC 24 11049451539 ps
T10 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/2.otp_ctrl_dai_errs.1292359939 Oct 15 09:37:51 AM UTC 24 Oct 15 09:38:21 AM UTC 24 9930983086 ps
T64 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/3.otp_ctrl_dai_errs.2916098732 Oct 15 09:38:00 AM UTC 24 Oct 15 09:38:21 AM UTC 24 9063870709 ps
T39 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/3.otp_ctrl_check_fail.1212193152 Oct 15 09:38:02 AM UTC 24 Oct 15 09:38:22 AM UTC 24 2587144369 ps
T96 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/4.otp_ctrl_dai_lock.1714842928 Oct 15 09:38:09 AM UTC 24 Oct 15 09:38:22 AM UTC 24 372693290 ps
T97 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/3.otp_ctrl_parallel_key_req.1101379372 Oct 15 09:38:02 AM UTC 24 Oct 15 09:38:23 AM UTC 24 727311789 ps
T262 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/4.otp_ctrl_parallel_key_req.3715084709 Oct 15 09:38:11 AM UTC 24 Oct 15 09:38:23 AM UTC 24 3462923216 ps
T35 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/5.otp_ctrl_init_fail.2917010867 Oct 15 09:38:14 AM UTC 24 Oct 15 09:38:23 AM UTC 24 2188217836 ps
T76 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/5.otp_ctrl_smoke.1387294372 Oct 15 09:38:14 AM UTC 24 Oct 15 09:38:24 AM UTC 24 258551459 ps
T77 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/5.otp_ctrl_background_chks.1823283976 Oct 15 09:38:14 AM UTC 24 Oct 15 09:38:24 AM UTC 24 1006606850 ps
T78 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/4.otp_ctrl_parallel_lc_req.1030197229 Oct 15 09:38:07 AM UTC 24 Oct 15 09:38:26 AM UTC 24 1268158351 ps
T79 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/5.otp_ctrl_parallel_lc_esc.1609178301 Oct 15 09:38:16 AM UTC 24 Oct 15 09:38:26 AM UTC 24 997378625 ps
T80 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/3.otp_ctrl_parallel_lc_req.1026800380 Oct 15 09:38:00 AM UTC 24 Oct 15 09:38:28 AM UTC 24 2718746820 ps
T14 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/0.otp_ctrl_stress_all_with_rand_reset.1733126045 Oct 15 09:37:35 AM UTC 24 Oct 15 09:38:31 AM UTC 24 26186725486 ps
T81 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/5.otp_ctrl_alert_test.2638030214 Oct 15 09:38:25 AM UTC 24 Oct 15 09:38:29 AM UTC 24 187200447 ps
T82 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/5.otp_ctrl_dai_lock.1182914225 Oct 15 09:38:17 AM UTC 24 Oct 15 09:38:31 AM UTC 24 766707476 ps
T83 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/5.otp_ctrl_regwen.4083224948 Oct 15 09:38:23 AM UTC 24 Oct 15 09:38:31 AM UTC 24 176428675 ps
T147 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/6.otp_ctrl_init_fail.1351118327 Oct 15 09:38:25 AM UTC 24 Oct 15 09:38:32 AM UTC 24 185107319 ps
T98 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/3.otp_ctrl_stress_all.3950572894 Oct 15 09:38:04 AM UTC 24 Oct 15 09:38:34 AM UTC 24 1341127494 ps
T214 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/4.otp_ctrl_test_access.662264210 Oct 15 09:38:11 AM UTC 24 Oct 15 09:38:34 AM UTC 24 2264931854 ps
T215 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/3.otp_ctrl_background_chks.2026578727 Oct 15 09:38:00 AM UTC 24 Oct 15 09:38:35 AM UTC 24 5211230756 ps
T99 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/1.otp_ctrl_stress_all.3807683336 Oct 15 09:37:43 AM UTC 24 Oct 15 09:38:35 AM UTC 24 8430768504 ps
T263 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/5.otp_ctrl_parallel_key_req.3232590485 Oct 15 09:38:21 AM UTC 24 Oct 15 09:38:35 AM UTC 24 1042429622 ps
T118 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/5.otp_ctrl_macro_errs.440941213 Oct 15 09:38:21 AM UTC 24 Oct 15 09:38:37 AM UTC 24 1039384019 ps
T207 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/6.otp_ctrl_background_chks.47215910 Oct 15 09:38:25 AM UTC 24 Oct 15 09:38:36 AM UTC 24 828987827 ps
T363 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/6.otp_ctrl_smoke.3927783598 Oct 15 09:38:25 AM UTC 24 Oct 15 09:38:36 AM UTC 24 1089770020 ps
T364 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/6.otp_ctrl_alert_test.952018254 Oct 15 09:38:32 AM UTC 24 Oct 15 09:38:36 AM UTC 24 662350911 ps
T365 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/6.otp_ctrl_dai_lock.1024697934 Oct 15 09:38:26 AM UTC 24 Oct 15 09:38:37 AM UTC 24 3503230613 ps
T100 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/6.otp_ctrl_parallel_lc_req.108490045 Oct 15 09:38:25 AM UTC 24 Oct 15 09:38:37 AM UTC 24 454990661 ps
T117 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/6.otp_ctrl_parallel_lc_esc.2640480432 Oct 15 09:38:26 AM UTC 24 Oct 15 09:38:38 AM UTC 24 565440355 ps
T418 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/5.otp_ctrl_parallel_lc_req.1287259670 Oct 15 09:38:16 AM UTC 24 Oct 15 09:38:38 AM UTC 24 1524546786 ps
T24 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/7.otp_ctrl_init_fail.2044554290 Oct 15 09:38:34 AM UTC 24 Oct 15 09:38:39 AM UTC 24 101735865 ps
T367 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/6.otp_ctrl_regwen.3522599632 Oct 15 09:38:30 AM UTC 24 Oct 15 09:38:39 AM UTC 24 2663994009 ps
T50 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/6.otp_ctrl_check_fail.1796364226 Oct 15 09:38:28 AM UTC 24 Oct 15 09:38:39 AM UTC 24 828083024 ps
T131 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/3.otp_ctrl_test_access.2191674177 Oct 15 09:38:02 AM UTC 24 Oct 15 09:38:41 AM UTC 24 1959809218 ps
T474 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/6.otp_ctrl_dai_errs.2217675132 Oct 15 09:38:28 AM UTC 24 Oct 15 09:38:41 AM UTC 24 838585103 ps
T56 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/4.otp_ctrl_macro_errs.3150741477 Oct 15 09:38:09 AM UTC 24 Oct 15 09:38:41 AM UTC 24 3646129226 ps
T122 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/7.otp_ctrl_smoke.3534096539 Oct 15 09:38:32 AM UTC 24 Oct 15 09:38:42 AM UTC 24 574183188 ps
T123 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/7.otp_ctrl_parallel_lc_esc.3327189227 Oct 15 09:38:36 AM UTC 24 Oct 15 09:38:42 AM UTC 24 209008050 ps
T124 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/7.otp_ctrl_alert_test.979431461 Oct 15 09:38:39 AM UTC 24 Oct 15 09:38:43 AM UTC 24 71489978 ps
T125 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/6.otp_ctrl_parallel_key_req.48807472 Oct 15 09:38:29 AM UTC 24 Oct 15 09:38:43 AM UTC 24 1236153659 ps
T126 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/7.otp_ctrl_test_access.1317936500 Oct 15 09:38:39 AM UTC 24 Oct 15 09:38:44 AM UTC 24 653201084 ps
T127 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/7.otp_ctrl_regwen.247184923 Oct 15 09:38:39 AM UTC 24 Oct 15 09:38:45 AM UTC 24 319084910 ps
T128 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/7.otp_ctrl_parallel_lc_req.3750437384 Oct 15 09:38:36 AM UTC 24 Oct 15 09:38:46 AM UTC 24 1147191687 ps
T129 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/8.otp_ctrl_init_fail.3704509944 Oct 15 09:38:41 AM UTC 24 Oct 15 09:38:46 AM UTC 24 237880805 ps
T130 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/5.otp_ctrl_dai_errs.3323811194 Oct 15 09:38:17 AM UTC 24 Oct 15 09:38:46 AM UTC 24 729456589 ps
T475 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/8.otp_ctrl_alert_test.1245348266 Oct 15 09:38:45 AM UTC 24 Oct 15 09:38:48 AM UTC 24 753321081 ps
T368 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/11.otp_ctrl_dai_lock.4078403204 Oct 15 09:39:07 AM UTC 24 Oct 15 09:39:21 AM UTC 24 1145016517 ps
T270 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/8.otp_ctrl_smoke.3938855663 Oct 15 09:38:41 AM UTC 24 Oct 15 09:38:49 AM UTC 24 287024938 ps
T110 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/4.otp_ctrl_dai_errs.2940483637 Oct 15 09:38:09 AM UTC 24 Oct 15 09:38:49 AM UTC 24 5232847312 ps
T366 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/7.otp_ctrl_parallel_key_req.2355292231 Oct 15 09:38:39 AM UTC 24 Oct 15 09:38:49 AM UTC 24 2203213951 ps
T222 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/8.otp_ctrl_parallel_lc_esc.3486808175 Oct 15 09:38:41 AM UTC 24 Oct 15 09:38:49 AM UTC 24 314804229 ps
T112 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/8.otp_ctrl_check_fail.4199490975 Oct 15 09:38:44 AM UTC 24 Oct 15 09:38:50 AM UTC 24 392094639 ps
T36 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/9.otp_ctrl_init_fail.752104033 Oct 15 09:38:46 AM UTC 24 Oct 15 09:38:51 AM UTC 24 247795181 ps
T384 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/8.otp_ctrl_macro_errs.1811382065 Oct 15 09:38:44 AM UTC 24 Oct 15 09:38:52 AM UTC 24 270404127 ps
T476 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/9.otp_ctrl_alert_test.3151760693 Oct 15 09:38:51 AM UTC 24 Oct 15 09:38:55 AM UTC 24 117487863 ps
T403 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/8.otp_ctrl_regwen.441745614 Oct 15 09:38:44 AM UTC 24 Oct 15 09:38:55 AM UTC 24 231393149 ps
T119 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/5.otp_ctrl_check_fail.3116449131 Oct 15 09:38:18 AM UTC 24 Oct 15 09:38:56 AM UTC 24 6383412382 ps
T477 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/10.otp_ctrl_smoke.2138804436 Oct 15 09:38:52 AM UTC 24 Oct 15 09:38:58 AM UTC 24 155943286 ps
T252 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/9.otp_ctrl_parallel_lc_esc.3965190699 Oct 15 09:38:48 AM UTC 24 Oct 15 09:38:58 AM UTC 24 363592748 ps
T37 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/10.otp_ctrl_init_fail.1464802034 Oct 15 09:38:53 AM UTC 24 Oct 15 09:38:59 AM UTC 24 1535328906 ps
T438 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/9.otp_ctrl_parallel_key_req.3773518651 Oct 15 09:38:51 AM UTC 24 Oct 15 09:38:59 AM UTC 24 161838170 ps
T57 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/9.otp_ctrl_macro_errs.2035446733 Oct 15 09:38:51 AM UTC 24 Oct 15 09:38:59 AM UTC 24 145769910 ps
T407 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/9.otp_ctrl_regwen.2596633959 Oct 15 09:38:51 AM UTC 24 Oct 15 09:39:00 AM UTC 24 855607449 ps
T382 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/7.otp_ctrl_dai_errs.3553967169 Oct 15 09:38:37 AM UTC 24 Oct 15 09:39:01 AM UTC 24 840618330 ps
T132 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/8.otp_ctrl_parallel_lc_req.387275638 Oct 15 09:38:41 AM UTC 24 Oct 15 09:39:02 AM UTC 24 2205919581 ps
T419 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/7.otp_ctrl_background_chks.3886550558 Oct 15 09:38:34 AM UTC 24 Oct 15 09:39:02 AM UTC 24 2628919764 ps
T200 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/9.otp_ctrl_check_fail.4133955247 Oct 15 09:38:49 AM UTC 24 Oct 15 09:39:03 AM UTC 24 2159586132 ps
T133 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/8.otp_ctrl_parallel_key_req.2728112649 Oct 15 09:38:44 AM UTC 24 Oct 15 09:39:03 AM UTC 24 2320808527 ps
T427 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/9.otp_ctrl_parallel_lc_req.2251037364 Oct 15 09:38:48 AM UTC 24 Oct 15 09:39:05 AM UTC 24 6130663183 ps
T416 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/7.otp_ctrl_dai_lock.4249147224 Oct 15 09:38:37 AM UTC 24 Oct 15 09:39:05 AM UTC 24 1521876861 ps
T254 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/10.otp_ctrl_parallel_lc_esc.831722264 Oct 15 09:38:56 AM UTC 24 Oct 15 09:39:05 AM UTC 24 368480924 ps
T282 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/9.otp_ctrl_stress_all.87321848 Oct 15 09:38:51 AM UTC 24 Oct 15 09:39:05 AM UTC 24 2017863042 ps
T271 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/10.otp_ctrl_dai_lock.2875859452 Oct 15 09:38:57 AM UTC 24 Oct 15 09:39:06 AM UTC 24 259860372 ps
T478 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/10.otp_ctrl_alert_test.548374201 Oct 15 09:39:03 AM UTC 24 Oct 15 09:39:07 AM UTC 24 661572178 ps
T274 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/12.otp_ctrl_parallel_lc_req.2740811703 Oct 15 09:39:13 AM UTC 24 Oct 15 09:39:21 AM UTC 24 305065459 ps
T294 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/5.otp_ctrl_test_access.3246883021 Oct 15 09:38:23 AM UTC 24 Oct 15 09:39:09 AM UTC 24 14366830410 ps
T295 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/10.otp_ctrl_test_access.1334235201 Oct 15 09:39:01 AM UTC 24 Oct 15 09:39:10 AM UTC 24 388799751 ps
T157 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/7.otp_ctrl_check_fail.2764735945 Oct 15 09:38:37 AM UTC 24 Oct 15 09:39:11 AM UTC 24 10637725487 ps
T381 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/10.otp_ctrl_dai_errs.2698511448 Oct 15 09:38:59 AM UTC 24 Oct 15 09:39:11 AM UTC 24 199835361 ps
T171 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/11.otp_ctrl_init_fail.1366377488 Oct 15 09:39:05 AM UTC 24 Oct 15 09:39:12 AM UTC 24 521990965 ps
T111 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/6.otp_ctrl_macro_errs.3074806376 Oct 15 09:38:29 AM UTC 24 Oct 15 09:39:12 AM UTC 24 17152684759 ps
T422 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/8.otp_ctrl_dai_lock.2046258766 Oct 15 09:38:41 AM UTC 24 Oct 15 09:39:12 AM UTC 24 17101219613 ps
T479 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/10.otp_ctrl_regwen.2291957821 Oct 15 09:39:00 AM UTC 24 Oct 15 09:39:12 AM UTC 24 1857853280 ps
T372 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/11.otp_ctrl_parallel_lc_esc.401408739 Oct 15 09:39:07 AM UTC 24 Oct 15 09:39:12 AM UTC 24 224422146 ps
T273 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/9.otp_ctrl_dai_lock.793792709 Oct 15 09:38:48 AM UTC 24 Oct 15 09:39:13 AM UTC 24 9475391058 ps
T168 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/4.otp_ctrl_check_fail.2473476155 Oct 15 09:38:09 AM UTC 24 Oct 15 09:39:13 AM UTC 24 23054218001 ps
T480 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/9.otp_ctrl_smoke.2628136012 Oct 15 09:38:46 AM UTC 24 Oct 15 09:39:13 AM UTC 24 2108311035 ps
T481 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/11.otp_ctrl_macro_errs.420343807 Oct 15 09:39:07 AM UTC 24 Oct 15 09:39:14 AM UTC 24 168469311 ps
T296 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/8.otp_ctrl_test_access.2205530329 Oct 15 09:38:44 AM UTC 24 Oct 15 09:39:14 AM UTC 24 2083612807 ps
T482 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/11.otp_ctrl_regwen.2702096847 Oct 15 09:39:09 AM UTC 24 Oct 15 09:39:15 AM UTC 24 220978671 ps
T377 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/8.otp_ctrl_dai_errs.2640003766 Oct 15 09:38:41 AM UTC 24 Oct 15 09:39:16 AM UTC 24 4504758403 ps
T277 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/11.otp_ctrl_parallel_lc_req.3635953151 Oct 15 09:39:05 AM UTC 24 Oct 15 09:39:16 AM UTC 24 225357014 ps
T255 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/10.otp_ctrl_parallel_lc_req.782438027 Oct 15 09:38:56 AM UTC 24 Oct 15 09:39:17 AM UTC 24 1416261774 ps
T483 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/11.otp_ctrl_alert_test.658513384 Oct 15 09:39:13 AM UTC 24 Oct 15 09:39:17 AM UTC 24 102876734 ps
T288 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/8.otp_ctrl_stress_all.362414417 Oct 15 09:38:45 AM UTC 24 Oct 15 09:39:17 AM UTC 24 4070102469 ps
T179 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/10.otp_ctrl_check_fail.1058894506 Oct 15 09:39:00 AM UTC 24 Oct 15 09:39:17 AM UTC 24 1299062930 ps
T484 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/11.otp_ctrl_smoke.473616716 Oct 15 09:39:05 AM UTC 24 Oct 15 09:39:18 AM UTC 24 7319802811 ps
T425 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/6.otp_ctrl_test_access.2114100247 Oct 15 09:38:30 AM UTC 24 Oct 15 09:39:18 AM UTC 24 7956966751 ps
T269 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/10.otp_ctrl_parallel_key_req.2693885124 Oct 15 09:39:00 AM UTC 24 Oct 15 09:39:19 AM UTC 24 1339281111 ps
T267 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/12.otp_ctrl_parallel_lc_esc.90188520 Oct 15 09:39:14 AM UTC 24 Oct 15 09:39:19 AM UTC 24 355287922 ps
T485 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/9.otp_ctrl_dai_errs.3676198471 Oct 15 09:38:48 AM UTC 24 Oct 15 09:39:19 AM UTC 24 7978060373 ps
T151 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/12.otp_ctrl_init_fail.3391785044 Oct 15 09:39:13 AM UTC 24 Oct 15 09:39:19 AM UTC 24 410967117 ps
T428 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/8.otp_ctrl_background_chks.951201931 Oct 15 09:38:41 AM UTC 24 Oct 15 09:39:24 AM UTC 24 6201341324 ps
T58 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/7.otp_ctrl_macro_errs.2257075326 Oct 15 09:38:39 AM UTC 24 Oct 15 09:39:19 AM UTC 24 12818174814 ps
T417 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/11.otp_ctrl_parallel_key_req.1760684688 Oct 15 09:39:08 AM UTC 24 Oct 15 09:39:19 AM UTC 24 2010186527 ps
T276 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/12.otp_ctrl_smoke.3139016180 Oct 15 09:39:13 AM UTC 24 Oct 15 09:39:20 AM UTC 24 189375686 ps
T437 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/9.otp_ctrl_test_access.2824308632 Oct 15 09:38:51 AM UTC 24 Oct 15 09:39:20 AM UTC 24 1702106395 ps
T204 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/6.otp_ctrl_stress_all.1489696194 Oct 15 09:38:31 AM UTC 24 Oct 15 09:39:21 AM UTC 24 5949557967 ps
T486 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/12.otp_ctrl_alert_test.1923825702 Oct 15 09:39:18 AM UTC 24 Oct 15 09:39:22 AM UTC 24 897092684 ps
T275 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/15.otp_ctrl_test_access.123987983 Oct 15 09:39:39 AM UTC 24 Oct 15 09:40:12 AM UTC 24 2064607746 ps
T177 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/11.otp_ctrl_check_fail.2066751153 Oct 15 09:39:07 AM UTC 24 Oct 15 09:39:25 AM UTC 24 1568701216 ps
T406 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/12.otp_ctrl_regwen.2998032415 Oct 15 09:39:18 AM UTC 24 Oct 15 09:39:27 AM UTC 24 478143749 ps
T373 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/13.otp_ctrl_parallel_lc_esc.3056761537 Oct 15 09:39:21 AM UTC 24 Oct 15 09:39:28 AM UTC 24 1814179743 ps
T15 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/3.otp_ctrl_stress_all_with_rand_reset.2140614609 Oct 15 09:38:02 AM UTC 24 Oct 15 09:39:28 AM UTC 24 11303928717 ps
T344 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/13.otp_ctrl_regwen.1100955726 Oct 15 09:39:21 AM UTC 24 Oct 15 09:39:28 AM UTC 24 679510713 ps
T66 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/13.otp_ctrl_init_fail.3821919462 Oct 15 09:39:21 AM UTC 24 Oct 15 09:39:28 AM UTC 24 262835954 ps
T345 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/13.otp_ctrl_alert_test.3482074661 Oct 15 09:39:24 AM UTC 24 Oct 15 09:39:29 AM UTC 24 406642592 ps
T346 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/11.otp_ctrl_dai_errs.4146948561 Oct 15 09:39:07 AM UTC 24 Oct 15 09:39:30 AM UTC 24 379026880 ps
T347 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/13.otp_ctrl_dai_lock.2940150460 Oct 15 09:39:21 AM UTC 24 Oct 15 09:39:30 AM UTC 24 205367648 ps
T348 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/9.otp_ctrl_background_chks.2009463796 Oct 15 09:38:46 AM UTC 24 Oct 15 09:39:31 AM UTC 24 2899657968 ps
T22 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/14.otp_ctrl_init_fail.609969565 Oct 15 09:39:24 AM UTC 24 Oct 15 09:39:32 AM UTC 24 423424477 ps
T349 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/12.otp_ctrl_dai_lock.1072728291 Oct 15 09:39:18 AM UTC 24 Oct 15 09:39:32 AM UTC 24 987071327 ps
T350 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/13.otp_ctrl_smoke.4171684140 Oct 15 09:39:20 AM UTC 24 Oct 15 09:39:32 AM UTC 24 319833861 ps
T256 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/14.otp_ctrl_parallel_lc_req.2086183982 Oct 15 09:39:24 AM UTC 24 Oct 15 09:39:33 AM UTC 24 189775958 ps
T487 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/14.otp_ctrl_smoke.753337777 Oct 15 09:39:24 AM UTC 24 Oct 15 09:39:34 AM UTC 24 1271240998 ps
T488 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/14.otp_ctrl_parallel_lc_esc.490122072 Oct 15 09:39:25 AM UTC 24 Oct 15 09:39:35 AM UTC 24 2506820183 ps
T489 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/14.otp_ctrl_alert_test.3975226877 Oct 15 09:39:32 AM UTC 24 Oct 15 09:39:35 AM UTC 24 693406011 ps
T426 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/13.otp_ctrl_parallel_lc_req.1201934174 Oct 15 09:39:21 AM UTC 24 Oct 15 09:39:36 AM UTC 24 462025907 ps
T429 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/11.otp_ctrl_test_access.1997506933 Oct 15 09:39:10 AM UTC 24 Oct 15 09:39:36 AM UTC 24 9237079969 ps
T490 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/13.otp_ctrl_dai_errs.3626376469 Oct 15 09:39:21 AM UTC 24 Oct 15 09:39:36 AM UTC 24 917950433 ps
T399 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/14.otp_ctrl_regwen.1580752547 Oct 15 09:39:29 AM UTC 24 Oct 15 09:39:37 AM UTC 24 2056377455 ps
T16 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/10.otp_ctrl_stress_all_with_rand_reset.884502348 Oct 15 09:39:01 AM UTC 24 Oct 15 09:39:37 AM UTC 24 2281263626 ps
T491 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/14.otp_ctrl_dai_errs.1024755107 Oct 15 09:39:26 AM UTC 24 Oct 15 09:39:37 AM UTC 24 712090944 ps
T492 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/13.otp_ctrl_check_fail.4040248327 Oct 15 09:39:21 AM UTC 24 Oct 15 09:39:38 AM UTC 24 1599770535 ps
T134 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/6.otp_ctrl_stress_all_with_rand_reset.3130513228 Oct 15 09:38:31 AM UTC 24 Oct 15 09:39:39 AM UTC 24 6767405531 ps
T278 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/12.otp_ctrl_stress_all_with_rand_reset.2568895186 Oct 15 09:39:18 AM UTC 24 Oct 15 09:39:39 AM UTC 24 613125615 ps
T25 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/15.otp_ctrl_init_fail.3110156152 Oct 15 09:39:34 AM UTC 24 Oct 15 09:39:39 AM UTC 24 1628483783 ps
T189 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/14.otp_ctrl_check_fail.205994251 Oct 15 09:39:26 AM UTC 24 Oct 15 09:39:40 AM UTC 24 509889494 ps
T446 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/12.otp_ctrl_parallel_key_req.3466606875 Oct 15 09:39:18 AM UTC 24 Oct 15 09:39:41 AM UTC 24 843915207 ps
T493 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/15.otp_ctrl_alert_test.1765072950 Oct 15 09:39:39 AM UTC 24 Oct 15 09:39:42 AM UTC 24 177184754 ps
T494 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/12.otp_ctrl_dai_errs.3570346898 Oct 15 09:39:18 AM UTC 24 Oct 15 09:39:42 AM UTC 24 1678804762 ps
T52 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/14.otp_ctrl_macro_errs.2803201694 Oct 15 09:39:28 AM UTC 24 Oct 15 09:39:43 AM UTC 24 2829617570 ps
T495 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/15.otp_ctrl_smoke.948430320 Oct 15 09:39:32 AM UTC 24 Oct 15 09:39:43 AM UTC 24 2649708533 ps
T53 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/10.otp_ctrl_macro_errs.2359771381 Oct 15 09:39:00 AM UTC 24 Oct 15 09:39:44 AM UTC 24 3402027193 ps
T496 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/15.otp_ctrl_parallel_lc_req.3206549015 Oct 15 09:39:34 AM UTC 24 Oct 15 09:39:44 AM UTC 24 752953157 ps
T423 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/13.otp_ctrl_parallel_key_req.193456219 Oct 15 09:39:21 AM UTC 24 Oct 15 09:39:44 AM UTC 24 1004466241 ps
T23 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/16.otp_ctrl_init_fail.637818918 Oct 15 09:39:41 AM UTC 24 Oct 15 09:39:46 AM UTC 24 97554002 ps
T400 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/15.otp_ctrl_regwen.4016708928 Oct 15 09:39:36 AM UTC 24 Oct 15 09:39:47 AM UTC 24 305034952 ps
T439 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/15.otp_ctrl_dai_lock.323524476 Oct 15 09:39:34 AM UTC 24 Oct 15 09:39:47 AM UTC 24 527354250 ps
T415 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/16.otp_ctrl_parallel_lc_esc.2774990356 Oct 15 09:39:41 AM UTC 24 Oct 15 09:39:49 AM UTC 24 775062256 ps
T268 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/5.otp_ctrl_stress_all.198332228 Oct 15 09:38:23 AM UTC 24 Oct 15 09:39:50 AM UTC 24 7907863579 ps
T497 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/14.otp_ctrl_test_access.1648573372 Oct 15 09:39:29 AM UTC 24 Oct 15 09:39:51 AM UTC 24 7445249410 ps
T498 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/16.otp_ctrl_smoke.2551026513 Oct 15 09:39:41 AM UTC 24 Oct 15 09:39:51 AM UTC 24 3353768610 ps
T499 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/16.otp_ctrl_alert_test.3569607454 Oct 15 09:39:46 AM UTC 24 Oct 15 09:39:51 AM UTC 24 227990144 ps
T229 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/15.otp_ctrl_parallel_lc_esc.2176018377 Oct 15 09:39:34 AM UTC 24 Oct 15 09:39:51 AM UTC 24 574949200 ps
T185 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/15.otp_ctrl_check_fail.3053253458 Oct 15 09:39:35 AM UTC 24 Oct 15 09:39:52 AM UTC 24 640074702 ps
T445 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/13.otp_ctrl_test_access.2654619603 Oct 15 09:39:21 AM UTC 24 Oct 15 09:39:52 AM UTC 24 1582388357 ps
T385 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/15.otp_ctrl_macro_errs.1536398282 Oct 15 09:39:35 AM UTC 24 Oct 15 09:39:52 AM UTC 24 741899952 ps
T67 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/19.otp_ctrl_init_fail.1304239521 Oct 15 09:40:05 AM UTC 24 Oct 15 09:40:12 AM UTC 24 665700862 ps
T378 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/15.otp_ctrl_dai_errs.834524904 Oct 15 09:39:34 AM UTC 24 Oct 15 09:39:53 AM UTC 24 241731607 ps
T469 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/15.otp_ctrl_parallel_key_req.4231355312 Oct 15 09:39:36 AM UTC 24 Oct 15 09:39:54 AM UTC 24 708812951 ps
T421 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/14.otp_ctrl_parallel_key_req.3633700537 Oct 15 09:39:29 AM UTC 24 Oct 15 09:39:54 AM UTC 24 2246452409 ps
T500 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/16.otp_ctrl_parallel_lc_req.253187794 Oct 15 09:39:41 AM UTC 24 Oct 15 09:39:55 AM UTC 24 650248900 ps
T160 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/17.otp_ctrl_init_fail.306502186 Oct 15 09:39:48 AM UTC 24 Oct 15 09:39:55 AM UTC 24 2062182996 ps
T430 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/14.otp_ctrl_dai_lock.644893018 Oct 15 09:39:26 AM UTC 24 Oct 15 09:39:55 AM UTC 24 881331777 ps
T40 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/12.otp_ctrl_macro_errs.3922520330 Oct 15 09:39:18 AM UTC 24 Oct 15 09:39:55 AM UTC 24 4199440213 ps
T501 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/17.otp_ctrl_smoke.4013569066 Oct 15 09:39:48 AM UTC 24 Oct 15 09:39:56 AM UTC 24 3298994838 ps
T230 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/17.otp_ctrl_parallel_lc_esc.3412112022 Oct 15 09:39:50 AM UTC 24 Oct 15 09:39:57 AM UTC 24 224741725 ps
T502 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/16.otp_ctrl_parallel_key_req.650379143 Oct 15 09:39:43 AM UTC 24 Oct 15 09:39:57 AM UTC 24 1139307045 ps
T374 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/16.otp_ctrl_dai_errs.3157474475 Oct 15 09:39:41 AM UTC 24 Oct 15 09:40:00 AM UTC 24 3368543233 ps
T404 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/17.otp_ctrl_regwen.3687262366 Oct 15 09:39:54 AM UTC 24 Oct 15 09:40:00 AM UTC 24 1711679811 ps
T503 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/17.otp_ctrl_alert_test.413752537 Oct 15 09:39:57 AM UTC 24 Oct 15 09:40:01 AM UTC 24 161214210 ps
T504 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/16.otp_ctrl_dai_lock.1076581153 Oct 15 09:39:41 AM UTC 24 Oct 15 09:40:01 AM UTC 24 740676912 ps
T405 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/16.otp_ctrl_regwen.1578857219 Oct 15 09:39:46 AM UTC 24 Oct 15 09:40:03 AM UTC 24 4084294563 ps
T505 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/17.otp_ctrl_parallel_key_req.861457500 Oct 15 09:39:54 AM UTC 24 Oct 15 09:40:03 AM UTC 24 802854214 ps
T41 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/16.otp_ctrl_macro_errs.4098267498 Oct 15 09:39:43 AM UTC 24 Oct 15 09:40:04 AM UTC 24 2635908212 ps
T161 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/18.otp_ctrl_init_fail.1028088927 Oct 15 09:39:57 AM UTC 24 Oct 15 09:40:04 AM UTC 24 582799055 ps
T225 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/18.otp_ctrl_parallel_lc_esc.3712995270 Oct 15 09:39:57 AM UTC 24 Oct 15 09:40:04 AM UTC 24 347504003 ps
T506 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/18.otp_ctrl_smoke.1012186744 Oct 15 09:39:57 AM UTC 24 Oct 15 09:40:05 AM UTC 24 327121252 ps
T186 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/17.otp_ctrl_check_fail.2912338382 Oct 15 09:39:54 AM UTC 24 Oct 15 09:40:06 AM UTC 24 729739945 ps
T113 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/13.otp_ctrl_macro_errs.1944901884 Oct 15 09:39:21 AM UTC 24 Oct 15 09:40:06 AM UTC 24 4298732042 ps
T165 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/12.otp_ctrl_check_fail.3647406741 Oct 15 09:39:18 AM UTC 24 Oct 15 09:40:06 AM UTC 24 29651989219 ps
T507 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/18.otp_ctrl_parallel_lc_req.3687307801 Oct 15 09:39:57 AM UTC 24 Oct 15 09:40:06 AM UTC 24 331524144 ps
T410 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/18.otp_ctrl_regwen.548972892 Oct 15 09:39:59 AM UTC 24 Oct 15 09:40:06 AM UTC 24 392353438 ps
T508 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/18.otp_ctrl_alert_test.1902895699 Oct 15 09:40:04 AM UTC 24 Oct 15 09:40:08 AM UTC 24 607468768 ps
T169 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/16.otp_ctrl_check_fail.157232943 Oct 15 09:39:43 AM UTC 24 Oct 15 09:40:09 AM UTC 24 8727420150 ps
T509 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/18.otp_ctrl_test_access.534811488 Oct 15 09:40:02 AM UTC 24 Oct 15 09:40:11 AM UTC 24 710639528 ps
T420 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/17.otp_ctrl_parallel_lc_req.639039557 Oct 15 09:39:48 AM UTC 24 Oct 15 09:40:12 AM UTC 24 2838615351 ps
T510 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/16.otp_ctrl_test_access.3851312711 Oct 15 09:39:46 AM UTC 24 Oct 15 09:40:12 AM UTC 24 7737809439 ps
T371 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/24.otp_ctrl_parallel_lc_esc.1510640845 Oct 15 09:40:51 AM UTC 24 Oct 15 09:41:05 AM UTC 24 527330725 ps
T467 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/17.otp_ctrl_test_access.2233449997 Oct 15 09:39:54 AM UTC 24 Oct 15 09:40:13 AM UTC 24 9168141129 ps
T511 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/19.otp_ctrl_smoke.3171008710 Oct 15 09:40:04 AM UTC 24 Oct 15 09:40:13 AM UTC 24 2107040274 ps
T42 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/18.otp_ctrl_macro_errs.3448320109 Oct 15 09:39:59 AM UTC 24 Oct 15 09:40:14 AM UTC 24 1068831095 ps
T512 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/19.otp_ctrl_alert_test.2252927853 Oct 15 09:40:11 AM UTC 24 Oct 15 09:40:15 AM UTC 24 142651620 ps
T513 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/19.otp_ctrl_parallel_lc_esc.1334479256 Oct 15 09:40:05 AM UTC 24 Oct 15 09:40:16 AM UTC 24 516991671 ps
T514 /workspaces/repo/scratch/os_regression_2024_10_14/otp_ctrl-sim-vcs/coverage/default/18.otp_ctrl_parallel_key_req.1783742023 Oct 15 09:39:59 AM UTC 24 Oct 15 09:40:17 AM UTC 24 724861388 ps
0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%