RV_DM Simulation Results

Tuesday March 12 2024 19:02:37 UTC

GitHub Revision: bc285b7382

Branch: os_regression

Testplan

Simulator: VCS

Build randomization enabled with --build-seed 8078106501385188224785993882809517173695187907049792415947230968390919037084

Test Results

Stage Name Tests Max Job Runtime Simulated Time Passing Total Pass Rate
V1 smoke rv_dm_smoke 1.040s 1.015ms 2 2 100.00
V1 jtag_dtm_csr_hw_reset rv_dm_jtag_dtm_csr_hw_reset 1.060s 146.267us 5 5 100.00
V1 jtag_dtm_csr_rw rv_dm_jtag_dtm_csr_rw 1.020s 151.339us 20 20 100.00
V1 jtag_dtm_csr_bit_bash rv_dm_jtag_dtm_csr_bit_bash 7.050s 1.742ms 5 5 100.00
V1 jtag_dtm_csr_aliasing rv_dm_jtag_dtm_csr_aliasing 1.690s 370.647us 5 5 100.00
V1 jtag_dmi_csr_hw_reset rv_dm_jtag_dmi_csr_hw_reset 4.630s 2.622ms 5 5 100.00
V1 jtag_dmi_csr_rw rv_dm_jtag_dmi_csr_rw 4.970s 1.467ms 20 20 100.00
V1 jtag_dmi_csr_bit_bash rv_dm_jtag_dmi_csr_bit_bash 1.265m 21.596ms 5 5 100.00
V1 jtag_dmi_csr_aliasing rv_dm_jtag_dmi_csr_aliasing 1.086m 20.033ms 5 5 100.00
V1 jtag_dmi_cmderr_busy rv_dm_cmderr_busy 4.440s 1.137ms 2 2 100.00
V1 jtag_dmi_cmderr_not_supported rv_dm_cmderr_not_supported 2.910s 1.386ms 2 2 100.00
V1 cmderr_exception rv_dm_cmderr_exception 0.750s 125.108us 2 2 100.00
V1 mem_tl_access_resuming rv_dm_mem_tl_access_resuming 1.200s 176.882us 2 2 100.00
V1 mem_tl_access_halted rv_dm_mem_tl_access_halted 0.770s 77.956us 2 2 100.00
V1 cmderr_halt_resume rv_dm_cmderr_halt_resume 1.320s 230.184us 2 2 100.00
V1 dataaddr_rw_access rv_dm_dataaddr_rw_access 0.700s 69.472us 2 2 100.00
V1 halt_resume rv_dm_halt_resume_whereto 1.730s 362.765us 2 2 100.00
V1 progbuf_busy rv_dm_progbuf_busy 0.650s 109.456us 0 2 0.00
V1 abstractcmd_status rv_dm_abstractcmd_status 0.650s 16.985us 0 2 0.00
V1 progbuf_read_write_execute progbuf_read_write_execute 0 0 --
V1 progbuf_exception progbuf_exception 0 0 --
V1 rom_read_access rv_dm_rom_read_access 0.790s 51.850us 2 2 100.00
V1 csr_hw_reset rv_dm_csr_hw_reset 2.440s 171.401us 5 5 100.00
V1 csr_rw rv_dm_csr_rw 2.580s 1.850ms 20 20 100.00
V1 csr_bit_bash rv_dm_csr_bit_bash 50.520s 1.455ms 5 5 100.00
V1 csr_aliasing rv_dm_csr_aliasing 1.250m 16.906ms 5 5 100.00
V1 csr_mem_rw_with_rand_reset rv_dm_csr_mem_rw_with_rand_reset 10.960s 5.504ms 20 20 100.00
V1 regwen_csr_and_corresponding_lockable_csr rv_dm_csr_aliasing 1.250m 16.906ms 5 5 100.00
rv_dm_csr_rw 2.580s 1.850ms 20 20 100.00
V1 mem_walk rv_dm_mem_walk 0.660s 19.782us 5 5 100.00
V1 mem_partial_access rv_dm_mem_partial_access 0.670s 21.794us 5 5 100.00
V1 TOTAL 155 159 97.48
V2 idcode rv_dm_smoke 1.040s 1.015ms 2 2 100.00
V2 jtag_dtm_hard_reset rv_dm_jtag_dtm_hard_reset 1.550s 836.839us 2 2 100.00
V2 jtag_dtm_idle_hint rv_dm_jtag_dtm_idle_hint 0.710s 44.239us 2 2 100.00
V2 jtag_dmi_failed_op jtag_dmi_failed_op 0 0 --
V2 jtag_dmi_dm_inactive rv_dm_jtag_dmi_dm_inactive 1.010s 232.667us 2 2 100.00
V2 sba rv_dm_sba_tl_access 22.420s 6.783ms 20 20 100.00
rv_dm_delayed_resp_sba_tl_access 20.380s 5.657ms 19 20 95.00
V2 bad_sba rv_dm_bad_sba_tl_access 2.331m 50.000ms 16 20 80.00
V2 sba_autoincrement rv_dm_autoincr_sba_tl_access 2.549m 50.000ms 10 20 50.00
V2 jtag_dmi_debug_disabled rv_dm_jtag_dmi_debug_disabled 1.700s 399.176us 1 2 50.00
V2 sba_debug_disabled sba_debug_disabled 0 0 --
V2 ndmreset_req rv_dm_ndmreset_req 2.710s 1.908ms 2 2 100.00
V2 hart_unavail rv_dm_hart_unavail 0.770s 47.066us 5 5 100.00
V2 tap_ctrl_transitions rv_dm_tap_fsm 2.510s 1.178ms 1 1 100.00
rv_dm_tap_fsm_rand_reset 33.170s 16.796ms 11 40 27.50
V2 stress_all rv_dm_stress_all 11.780s 3.672ms 6 50 12.00
V2 alert_test rv_dm_alert_test 0.720s 28.131us 50 50 100.00
V2 tl_d_oob_addr_access rv_dm_tl_errors 5.920s 687.998us 20 20 100.00
V2 tl_d_illegal_access rv_dm_tl_errors 5.920s 687.998us 20 20 100.00
V2 tl_d_outstanding_access rv_dm_csr_aliasing 1.250m 16.906ms 5 5 100.00
rv_dm_csr_hw_reset 2.440s 171.401us 5 5 100.00
rv_dm_csr_rw 2.580s 1.850ms 20 20 100.00
rv_dm_same_csr_outstanding 8.190s 1.123ms 20 20 100.00
V2 tl_d_partial_access rv_dm_csr_aliasing 1.250m 16.906ms 5 5 100.00
rv_dm_csr_hw_reset 2.440s 171.401us 5 5 100.00
rv_dm_csr_rw 2.580s 1.850ms 20 20 100.00
rv_dm_same_csr_outstanding 8.190s 1.123ms 20 20 100.00
V2 TOTAL 187 276 67.75
V2S tl_intg_err rv_dm_sec_cm 1.460s 205.359us 5 5 100.00
rv_dm_tl_intg_err 20.210s 3.742ms 20 20 100.00
V2S sec_cm_bus_integrity sec_cm_bus_integrity 0 0 --
V2S sec_cm_lc_hw_debug_en_intersig_mubi sec_cm_lc_hw_debug_en_intersig_mubi 0 0 --
V2S sec_cm_dm_en_ctrl_lc_gated sec_cm_dm_en_ctrl_lc_gated 0 0 --
V2S sec_cm_sba_tl_lc_gate_fsm_sparse sec_cm_sba_tl_lc_gate_fsm_sparse 0 0 --
V2S sec_cm_mem_tl_lc_gate_fsm_sparse sec_cm_mem_tl_lc_gate_fsm_sparse 0 0 --
V2S sec_cm_exec_ctrl_mubi sec_cm_exec_ctrl_mubi 0 0 --
V2S TOTAL 25 25 100.00
V3 stress_all_with_rand_reset rv_dm_stress_all_with_rand_reset 9.150s 636.503us 0 50 0.00
V3 TOTAL 0 50 0.00
TOTAL 367 510 71.96

Testplan Progress

Items Total Written Passing Progress
V1 29 27 25 86.21
V2 18 16 10 55.56
V2S 8 2 2 25.00
V3 1 1 0 0.00

Coverage Results

Coverage Dashboard

SCORE LINE COND TOGGLE FSM BRANCH ASSERT GROUP
87.15 92.68 76.55 89.19 75.64 82.89 97.75 95.34

Failure Buckets

Past Results