RV_DM Simulation Results

Sunday March 17 2024 19:02:52 UTC

GitHub Revision: c187a82ee8

Branch: os_regression

Testplan

Simulator: VCS

Build randomization enabled with --build-seed 28440605375541353837496064678278045899395893237469128852560697715229879921060

Test Results

Stage Name Tests Max Job Runtime Simulated Time Passing Total Pass Rate
V1 smoke rv_dm_smoke 1.660s 308.878us 2 2 100.00
V1 jtag_dtm_csr_hw_reset rv_dm_jtag_dtm_csr_hw_reset 0.830s 55.811us 5 5 100.00
V1 jtag_dtm_csr_rw rv_dm_jtag_dtm_csr_rw 0.880s 80.174us 20 20 100.00
V1 jtag_dtm_csr_bit_bash rv_dm_jtag_dtm_csr_bit_bash 5.590s 4.237ms 5 5 100.00
V1 jtag_dtm_csr_aliasing rv_dm_jtag_dtm_csr_aliasing 1.490s 276.385us 5 5 100.00
V1 jtag_dmi_csr_hw_reset rv_dm_jtag_dmi_csr_hw_reset 5.860s 1.731ms 5 5 100.00
V1 jtag_dmi_csr_rw rv_dm_jtag_dmi_csr_rw 4.710s 1.294ms 20 20 100.00
V1 jtag_dmi_csr_bit_bash rv_dm_jtag_dmi_csr_bit_bash 1.710m 49.355ms 5 5 100.00
V1 jtag_dmi_csr_aliasing rv_dm_jtag_dmi_csr_aliasing 27.090s 12.130ms 5 5 100.00
V1 jtag_dmi_cmderr_busy rv_dm_cmderr_busy 4.220s 1.764ms 1 2 50.00
V1 jtag_dmi_cmderr_not_supported rv_dm_cmderr_not_supported 4.930s 2.576ms 2 2 100.00
V1 cmderr_exception rv_dm_cmderr_exception 1.250s 649.232us 2 2 100.00
V1 mem_tl_access_resuming rv_dm_mem_tl_access_resuming 1.120s 129.411us 2 2 100.00
V1 mem_tl_access_halted rv_dm_mem_tl_access_halted 0.870s 117.408us 2 2 100.00
V1 cmderr_halt_resume rv_dm_cmderr_halt_resume 1.100s 747.950us 2 2 100.00
V1 dataaddr_rw_access rv_dm_dataaddr_rw_access 0.870s 54.169us 2 2 100.00
V1 halt_resume rv_dm_halt_resume_whereto 1.420s 360.298us 2 2 100.00
V1 progbuf_busy rv_dm_progbuf_busy 1.120s 191.849us 2 2 100.00
V1 abstractcmd_status rv_dm_abstractcmd_status 0.750s 21.184us 0 2 0.00
V1 progbuf_read_write_execute rv_dm_progbuf_read_write_execute 0.930s 84.138us 2 2 100.00
V1 progbuf_exception rv_dm_cmderr_exception 1.250s 649.232us 2 2 100.00
V1 rom_read_access rv_dm_rom_read_access 0.810s 21.795us 2 2 100.00
V1 csr_hw_reset rv_dm_csr_hw_reset 2.490s 111.413us 5 5 100.00
V1 csr_rw rv_dm_csr_rw 2.460s 380.393us 20 20 100.00
V1 csr_bit_bash rv_dm_csr_bit_bash 36.390s 7.334ms 5 5 100.00
V1 csr_aliasing rv_dm_csr_aliasing 1.353m 36.520ms 5 5 100.00
V1 csr_mem_rw_with_rand_reset rv_dm_csr_mem_rw_with_rand_reset 8.310s 3.005ms 20 20 100.00
V1 regwen_csr_and_corresponding_lockable_csr rv_dm_csr_aliasing 1.353m 36.520ms 5 5 100.00
rv_dm_csr_rw 2.460s 380.393us 20 20 100.00
V1 mem_walk rv_dm_mem_walk 0.730s 28.064us 5 5 100.00
V1 mem_partial_access rv_dm_mem_partial_access 0.700s 25.379us 5 5 100.00
V1 TOTAL 158 161 98.14
V2 idcode rv_dm_smoke 1.660s 308.878us 2 2 100.00
V2 jtag_dtm_hard_reset rv_dm_jtag_dtm_hard_reset 0.890s 212.019us 2 2 100.00
V2 jtag_dtm_idle_hint rv_dm_jtag_dtm_idle_hint 0.720s 24.204us 2 2 100.00
V2 jtag_dmi_failed_op jtag_dmi_failed_op 0 0 --
V2 jtag_dmi_dm_inactive rv_dm_jtag_dmi_dm_inactive 0.850s 122.850us 2 2 100.00
V2 sba rv_dm_sba_tl_access 46.160s 15.087ms 19 20 95.00
rv_dm_delayed_resp_sba_tl_access 30.580s 9.274ms 20 20 100.00
V2 bad_sba rv_dm_bad_sba_tl_access 2.402m 50.000ms 17 20 85.00
V2 sba_autoincrement rv_dm_autoincr_sba_tl_access 2.699m 50.000ms 9 20 45.00
V2 jtag_dmi_debug_disabled rv_dm_jtag_dmi_debug_disabled 0.690s 11.934us 0 2 0.00
V2 sba_debug_disabled sba_debug_disabled 0 0 --
V2 ndmreset_req rv_dm_ndmreset_req 1.390s 719.544us 2 2 100.00
V2 hart_unavail rv_dm_hart_unavail 1.120s 149.976us 5 5 100.00
V2 tap_ctrl_transitions rv_dm_tap_fsm 3.280s 2.644ms 1 1 100.00
rv_dm_tap_fsm_rand_reset 36.530s 10.258ms 15 40 37.50
V2 stress_all rv_dm_stress_all 22.100s 13.015ms 9 50 18.00
V2 alert_test rv_dm_alert_test 0.780s 58.890us 50 50 100.00
V2 tl_d_oob_addr_access rv_dm_tl_errors 5.530s 498.780us 20 20 100.00
V2 tl_d_illegal_access rv_dm_tl_errors 5.530s 498.780us 20 20 100.00
V2 tl_d_outstanding_access rv_dm_csr_aliasing 1.353m 36.520ms 5 5 100.00
rv_dm_csr_hw_reset 2.490s 111.413us 5 5 100.00
rv_dm_csr_rw 2.460s 380.393us 20 20 100.00
rv_dm_same_csr_outstanding 8.380s 4.645ms 20 20 100.00
V2 tl_d_partial_access rv_dm_csr_aliasing 1.353m 36.520ms 5 5 100.00
rv_dm_csr_hw_reset 2.490s 111.413us 5 5 100.00
rv_dm_csr_rw 2.460s 380.393us 20 20 100.00
rv_dm_same_csr_outstanding 8.380s 4.645ms 20 20 100.00
V2 TOTAL 193 276 69.93
V2S tl_intg_err rv_dm_sec_cm 1.420s 343.431us 5 5 100.00
rv_dm_tl_intg_err 20.610s 4.262ms 20 20 100.00
V2S sec_cm_bus_integrity sec_cm_bus_integrity 0 0 --
V2S sec_cm_lc_hw_debug_en_intersig_mubi sec_cm_lc_hw_debug_en_intersig_mubi 0 0 --
V2S sec_cm_lc_dft_en_intersig_mubi sec_cm_lc_dft_en_intersig_mubi 0 0 --
V2S sec_cm_otp_dis_rv_dm_late_debug_intersig_mubi sec_cm_otp_dis_rv_dm_late_debug_intersig_mubi 0 0 --
V2S sec_cm_dm_en_ctrl_lc_gated sec_cm_dm_en_ctrl_lc_gated 0 0 --
V2S sec_cm_sba_tl_lc_gate_fsm_sparse sec_cm_sba_tl_lc_gate_fsm_sparse 0 0 --
V2S sec_cm_mem_tl_lc_gate_fsm_sparse sec_cm_mem_tl_lc_gate_fsm_sparse 0 0 --
V2S sec_cm_exec_ctrl_mubi sec_cm_exec_ctrl_mubi 0 0 --
V2S TOTAL 25 25 100.00
V3 stress_all_with_rand_reset rv_dm_stress_all_with_rand_reset 21.910s 2.636ms 0 50 0.00
V3 TOTAL 0 50 0.00
TOTAL 376 512 73.44

Testplan Progress

Items Total Written Passing Progress
V1 28 28 26 92.86
V2 18 16 10 55.56
V2S 10 2 2 20.00
V3 1 1 0 0.00

Coverage Results

Coverage Dashboard

SCORE LINE COND TOGGLE FSM BRANCH ASSERT GROUP
80.42 94.49 80.32 87.69 76.92 83.83 98.52 41.19

Failure Buckets

Past Results