Module Definition
dashboard | hierarchy | modlist | groups | tests | asserts

Module : prim_secded_inv_64_57_dec
SCORELINECONDTOGGLEFSMBRANCHASSERT
89.23 89.23

Source File(s) :
/workspaces/repo/scratch/os_regression/rv_dm-sim-vcs/default/sim-vcs/../src/lowrisc_prim_secded_0.1/rtl/prim_secded_inv_64_57_dec.sv

Module self-instances :
NAME   SCORE   LINE   COND   TOGGLE   FSM   BRANCH   ASSERT   
tb.dut.tl_adapter_host_sba.u_rsp_chk.u_chk 60.77 60.77
tb.dut.u_reg_regs.u_chk.u_chk 89.23 89.23
tb.dut.i_tlul_adapter_reg.gen_cmd_intg_check.u_cmd_intg_chk.u_chk 89.23 89.23


Module Instance : tb.dut.tl_adapter_host_sba.u_rsp_chk.u_chk

Instance :
SCORELINECONDTOGGLEFSMBRANCHASSERT
60.77 60.77


Instance's subtree :
SCORELINECONDTOGGLEFSMBRANCHASSERT
60.77 60.77


Parent :
SCORELINECONDTOGGLEFSMBRANCHASSERTNAME
100.00 100.00 100.00 100.00 u_rsp_chk


Subtrees :
NAMESCORELINECONDTOGGLEFSMBRANCHASSERT
no children


Module Instance : tb.dut.u_reg_regs.u_chk.u_chk

Instance :
SCORELINECONDTOGGLEFSMBRANCHASSERT
89.23 89.23


Instance's subtree :
SCORELINECONDTOGGLEFSMBRANCHASSERT
89.23 89.23


Parent :
SCORELINECONDTOGGLEFSMBRANCHASSERTNAME
100.00 100.00 100.00 u_chk


Subtrees :
NAMESCORELINECONDTOGGLEFSMBRANCHASSERT
no children


Module Instance : tb.dut.i_tlul_adapter_reg.gen_cmd_intg_check.u_cmd_intg_chk.u_chk

Instance :
SCORELINECONDTOGGLEFSMBRANCHASSERT
89.23 89.23


Instance's subtree :
SCORELINECONDTOGGLEFSMBRANCHASSERT
89.23 89.23


Parent :
SCORELINECONDTOGGLEFSMBRANCHASSERTNAME
100.00 100.00 100.00 gen_cmd_intg_check.u_cmd_intg_chk


Subtrees :
NAMESCORELINECONDTOGGLEFSMBRANCHASSERT
no children

Toggle Coverage for Module : prim_secded_inv_64_57_dec
TotalCoveredPercent
Totals 4 3 75.00
Total Bits 260 232 89.23
Total Bits 0->1 130 116 89.23
Total Bits 1->0 130 116 89.23

Ports 4 3 75.00
Port Bits 260 232 89.23
Port Bits 0->1 130 116 89.23
Port Bits 1->0 130 116 89.23

Port Details
Name   Toggle   Toggle 1->0   Tests   Toggle 0->1   Tests   Direction   
data_i[42:0] Yes Yes *T11,*T18,*T45 Yes T2,T3,T18 INPUT
data_i[56:43] No No No INPUT
data_i[63:57] Yes Yes T11,T18,T4 Yes T2,T11,T18 INPUT
data_o[56:0] Yes Yes T11,T18,T45 Yes T2,T3,T18 OUTPUT
syndrome_o[6:0] Yes Yes T11,T18,T4 Yes T11,T18,T4 OUTPUT
err_o[1:0] Yes Yes T2,T3,T18 Yes T18,T4,T12 OUTPUT

*Tests covering at least one bit in the range
Toggle Coverage for Instance : tb.dut.tl_adapter_host_sba.u_rsp_chk.u_chk
TotalCoveredPercent
Totals 4 3 75.00
Total Bits 260 158 60.77
Total Bits 0->1 130 79 60.77
Total Bits 1->0 130 79 60.77

Ports 4 3 75.00
Port Bits 260 158 60.77
Port Bits 0->1 130 79 60.77
Port Bits 1->0 130 79 60.77

Port Details
Name   Toggle   Toggle 1->0   Tests   Toggle 0->1   Tests   Direction   
data_i[5:0] Yes Yes *T18,*T19,*T43 Yes T18,T19,T67 INPUT
data_i[56:6] No No No INPUT
data_i[63:57] Yes Yes T18,T45,T19 Yes T18,T12,T45 INPUT
data_o[56:0] Yes Yes T18,T19,T43 Yes T18,T19,T67 OUTPUT
syndrome_o[6:0] Yes Yes T18,T45,T19 Yes T18,T12,T45 OUTPUT
err_o[1:0] Yes Yes T18,T45,T19 Yes T18,T12,T45 OUTPUT

*Tests covering at least one bit in the range
Toggle Coverage for Instance : tb.dut.u_reg_regs.u_chk.u_chk
TotalCoveredPercent
Totals 4 3 75.00
Total Bits 260 232 89.23
Total Bits 0->1 130 116 89.23
Total Bits 1->0 130 116 89.23

Ports 4 3 75.00
Port Bits 260 232 89.23
Port Bits 0->1 130 116 89.23
Port Bits 1->0 130 116 89.23

Port Details
Name   Toggle   Toggle 1->0   Tests   Toggle 0->1   Tests   Direction   
data_i[42:0] Yes Yes *T23,*T27,*T68 Yes T42,T23,T47 INPUT
data_i[56:43] No No No INPUT
data_i[63:57] Yes Yes T4,T42,T23 Yes T4,T45,T23 INPUT
data_o[56:0] Yes Yes T23,T27,T68 Yes T42,T23,T47 OUTPUT
syndrome_o[6:0] Yes Yes T4,T42,T47 Yes T4,T42,T47 OUTPUT
err_o[1:0] Yes Yes T4,T42,T47 Yes T4,T42,T47 OUTPUT

*Tests covering at least one bit in the range
Toggle Coverage for Instance : tb.dut.i_tlul_adapter_reg.gen_cmd_intg_check.u_cmd_intg_chk.u_chk
TotalCoveredPercent
Totals 4 3 75.00
Total Bits 260 232 89.23
Total Bits 0->1 130 116 89.23
Total Bits 1->0 130 116 89.23

Ports 4 3 75.00
Port Bits 260 232 89.23
Port Bits 0->1 130 116 89.23
Port Bits 1->0 130 116 89.23

Port Details
Name   Toggle   Toggle 1->0   Tests   Toggle 0->1   Tests   Direction   
data_i[42:0] Yes Yes *T11,*T45,*T42 Yes T2,T3,T11 INPUT
data_i[56:43] No No No INPUT
data_i[63:57] Yes Yes T11,T12,T45 Yes T2,T11,T12 INPUT
data_o[56:0] Yes Yes T11,T45,T42 Yes T2,T3,T11 OUTPUT
syndrome_o[6:0] Yes Yes T11,T45,T38 Yes T11,T18,T45 OUTPUT
err_o[1:0] Yes Yes T2,T3,T11 Yes T45,T13,T39 OUTPUT

*Tests covering at least one bit in the range