Module Definition
dashboard | hierarchy | modlist | groups | tests | asserts

Module : spid_readbuffer
SCORELINECONDTOGGLEFSMBRANCHASSERT
0.00 0.00 0.00 0.00

Source File(s) :
/workspace/default/sim-vcs/../src/lowrisc_ip_spi_device_0.1/rtl/spid_readbuffer.sv

Module self-instances :
NAMESCORELINECONDTOGGLEFSMBRANCHASSERT
tb.dut.u_readcmd.u_readbuffer 0.00 0.00 0.00 0.00



Module Instance : tb.dut.u_readcmd.u_readbuffer

Instance :
SCORELINECONDTOGGLEFSMBRANCHASSERT
0.00 0.00 0.00 0.00


Instance's subtree :
SCORELINECONDTOGGLEFSMBRANCHASSERT
0.00 0.00 0.00 0.00


Parent :
SCORELINECONDTOGGLEFSMBRANCHASSERTNAME
0.00 0.00 0.00 0.00 0.00 u_readcmd


Subtrees :
NAMESCORELINECONDTOGGLEFSMBRANCHASSERT
u_sys2spi_clr 0.00 0.00 0.00 0.00


Since this is the module's only instance, the coverage report is the same as for the module.
Line Coverage for Module : spid_readbuffer
Line No.TotalCoveredPercent
TOTAL4900.00
ALWAYS105600.00
ALWAYS130600.00
CONT_ASSIGN140100.00
CONT_ASSIGN141100.00
ALWAYS147600.00
CONT_ASSIGN156100.00
CONT_ASSIGN159100.00
ALWAYS163800.00
ALWAYS177600.00
ALWAYS196500.00
ALWAYS205800.00
WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_ip_spi_device_0.1/rtl/spid_readbuffer.sv' or '../src/lowrisc_ip_spi_device_0.1/rtl/spid_readbuffer.sv' was not found, so annotated line coverage report could not be generated.
Line No.CoveredStatements
105 0 1
106 0 1
107 0 1
108 0 1
109 0 1
110 0 1
==> MISSING_ELSE
130 0 1
131 0 1
132 0 1
133 0 1
134 0 1
135 0 1
==> MISSING_ELSE
140 0 1
141 0 1
147 0 1
148 0 1
149 0 1
150 0 1
151 0 1
152 0 1
==> MISSING_ELSE
156 0 1
159 0 1
163 0 1
164 0 1
165 0 1
166 0 1
167 0 1
170 0 1
171 0 1
172 0 1
==> MISSING_ELSE
177 0 1
179 0 1
180 0 1
181 0 1
182 0 1
187 0 1
==> MISSING_ELSE
==> MISSING_ELSE
196 0 2
197 0 1
198 0 1
200 0 1
205 0 1
207 0 1
209 0 1
211 0 1
213 0 1
215 0 1
==> MISSING_ELSE
221 0 1
223 0 1


Cond Coverage for Module : spid_readbuffer
TotalCoveredPercent
Conditions3500.00
Logical3500.00
Non-Logical00
Event00

 LINE       134
 EXPRESSION (active && flip)
             ---1--    --2-
-1--2-StatusTests
01Not Covered
10Not Covered
11Not Covered

 LINE       141
 EXPRESSION (current_buffer_idx == next_buffer_addr)
            --------------------1-------------------
-1-StatusTests
0Not Covered
1Not Covered

 LINE       156
 EXPRESSION (active && flip && ((!flip_q)))
             ---1--    --2-    -----3-----
-1--2--3-StatusTests
011Not Covered
101Not Covered
110Not Covered
111Not Covered

 LINE       159
 EXPRESSION ((current_address_i[(spi_device_pkg::SramBufferAw - 1):0] >= threshold_i) && ((|threshold_i)))
             ------------------------------------1-----------------------------------    --------2-------
-1--2-StatusTests
01Not Covered
10Not Covered
11Not Covered

 LINE       167
 EXPRESSION (active && watermark_cross)
             ---1--    -------2-------
-1--2-StatusTests
01Not Covered
10Not Covered
11Not Covered

 LINE       171
 EXPRESSION (active && flip)
             ---1--    --2-
-1--2-StatusTests
01Not Covered
10Not Covered
11Not Covered

 LINE       179
 EXPRESSION (active && watermark_cross)
             ---1--    -------2-------
-1--2-StatusTests
01Not Covered
10Not Covered
11Not Covered

 LINE       197
 EXPRESSION (spi_mode_i != FlashMode)
            ------------1------------
-1-StatusTests
0Not Covered
1Not Covered

 LINE       211
 EXPRESSION (start_i && (spi_mode_i == FlashMode) && ((!sfdp_hit_i)) && ( ! (mailbox_en_i && mailbox_hit_i) ))
             ---1---    ------------2------------    -------3-------    ------------------4------------------
-1--2--3--4-StatusTests
0111Not Covered
1011Not Covered
1101Not Covered
1110Not Covered
1111Not Covered

 LINE       211
 SUB-EXPRESSION (spi_mode_i == FlashMode)
                ------------1------------
-1-StatusTests
0Not Covered
1Not Covered

 LINE       211
 SUB-EXPRESSION ( ! (mailbox_en_i && mailbox_hit_i) )
                    ---------------1---------------
-1-StatusTests
0Not Covered
1Not Covered

 LINE       211
 SUB-EXPRESSION (mailbox_en_i && mailbox_hit_i)
                 ------1-----    ------2------
-1--2-StatusTests
01Not Covered
10Not Covered
11Not Covered

Branch Coverage for Module : spid_readbuffer
Line No.TotalCoveredPercent
Branches 28 0 0.00
IF 105 4 0 0.00
IF 130 4 0 0.00
IF 147 4 0 0.00
IF 163 5 0 0.00
IF 179 4 0 0.00
IF 196 3 0 0.00
CASE 209 4 0 0.00

WARNING: The source file /workspace/default/sim-vcs/../src/lowrisc_ip_spi_device_0.1/rtl/spid_readbuffer.sv' or '../src/lowrisc_ip_spi_device_0.1/rtl/spid_readbuffer.sv was not found/opened, so annotated branch coverage report could not be generated.

LineNo. Expression -1-: 105 if ((!sys_rst_ni)) -2-: 107 if (sys_clr_i) -3-: 109 if (sys_clr_ack)

Branches:
-1--2--3-StatusTests
1 - - Not Covered
0 1 - Not Covered
0 0 1 Not Covered
0 0 0 Not Covered


LineNo. Expression -1-: 130 if ((!sys_rst_ni)) -2-: 132 if (spi_clr) -3-: 134 if ((active && flip))

Branches:
-1--2--3-StatusTests
1 - - Not Covered
0 1 - Not Covered
0 0 1 Not Covered
0 0 0 Not Covered


LineNo. Expression -1-: 147 if ((!sys_rst_ni)) -2-: 149 if (spi_clr) -3-: 151 if (active)

Branches:
-1--2--3-StatusTests
1 - - Not Covered
0 1 - Not Covered
0 0 1 Not Covered
0 0 0 Not Covered


LineNo. Expression -1-: 163 if ((!sys_rst_ni)) -2-: 165 if (spi_clr) -3-: 167 if ((active && watermark_cross)) -4-: 171 if ((active && flip))

Branches:
-1--2--3--4-StatusTests
1 - - - Not Covered
0 1 - - Not Covered
0 0 1 - Not Covered
0 0 0 1 Not Covered
0 0 0 0 Not Covered


LineNo. Expression -1-: 179 if ((active && watermark_cross)) -2-: 180 if ((!watermark_crossed)) -3-: 182 if (flip)

Branches:
-1--2--3-StatusTests
1 1 - Not Covered
1 0 1 Not Covered
1 0 0 Not Covered
0 - - Not Covered


LineNo. Expression -1-: 196 if ((!rst_ni)) -2-: 197 if ((spi_mode_i != FlashMode))

Branches:
-1--2-StatusTests
1 - Not Covered
0 1 Not Covered
0 0 Not Covered


LineNo. Expression -1-: 209 case (st_q) -2-: 211 if ((((start_i && (spi_mode_i == FlashMode)) && (!sfdp_hit_i)) && (!(mailbox_en_i && mailbox_hit_i))))

Branches:
-1--2-StatusTests
StIdle 1 Not Covered
StIdle 0 Not Covered
StActive - Not Covered
default - Not Covered

0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%