Tests
dashboard | hierarchy | modlist | groups | tests | asserts
Total Coverage Summary 
SCORELINECONDTOGGLEFSMBRANCHASSERTGROUP
96.07 98.44 94.08 98.62 89.36 97.29 95.43 99.26


Total tests in report: 1151
Tests are in graded order

Scores are accumulated (Total) and incremental (Incr) for each test.

SCORE LINE COND TOGGLE FSM BRANCH ASSERT GROUP  
TOTAL INCRTOTALINCRTOTALINCRTOTALINCRTOTALINCRTOTALINCRTOTALINCRTOTALINCRNAME
59.93 59.93 91.64 91.64 77.63 77.63 62.80 62.80 17.78 17.78 87.87 87.87 70.00 70.00 11.78 11.78 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/0.spi_device_pass_cmd_filtering.1956588472
73.40 13.47 94.70 3.06 86.08 8.45 67.52 4.72 64.44 46.67 92.07 4.19 77.71 7.71 31.29 19.50 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/1.spi_device_flash_and_tpm_min_idle.1742118686
79.84 6.44 95.87 1.17 87.98 1.90 85.63 18.11 82.22 17.78 93.79 1.73 79.57 1.86 33.81 2.52 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/0.spi_device_upload.3973675076
83.58 3.74 97.42 1.54 90.53 2.55 87.01 1.38 86.67 4.44 95.89 2.10 84.43 4.86 43.12 9.31 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/0.spi_device_tpm_all.3307116715
86.39 2.81 97.81 0.39 91.54 1.01 88.78 1.77 86.67 0.00 96.31 0.42 84.71 0.29 58.91 15.79 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/1.spi_device_stress_all.3924359680
88.61 2.22 98.01 0.20 91.91 0.37 88.88 0.10 91.11 4.44 96.67 0.36 84.86 0.14 68.81 9.90 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/1.spi_device_flash_and_tpm.1832939893
90.20 1.59 98.01 0.00 92.11 0.20 89.27 0.39 91.11 0.00 96.70 0.03 93.57 8.71 70.59 1.78 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/cover_reg_top/2.spi_device_csr_mem_rw_with_rand_reset.828670937
91.01 0.81 98.02 0.01 92.13 0.02 89.27 0.00 93.33 2.22 96.72 0.02 93.57 0.00 74.01 3.42 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/2.spi_device_flash_and_tpm_min_idle.426809939
91.68 0.68 98.03 0.01 92.13 0.00 94.00 4.72 93.33 0.00 96.72 0.00 93.57 0.00 74.01 0.00 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/0.spi_device_ram_cfg.3508350894
92.27 0.59 98.32 0.29 92.89 0.76 95.77 1.77 93.33 0.00 97.11 0.39 94.14 0.57 74.36 0.35 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/1.spi_device_flash_mode.2682409377
92.86 0.59 98.32 0.00 92.92 0.02 95.77 0.00 93.33 0.00 97.12 0.02 94.14 0.00 78.42 4.06 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/4.spi_device_flash_mode_ignore_cmds.3596525502
93.34 0.48 98.32 0.00 92.92 0.00 96.26 0.49 93.33 0.00 97.12 0.00 94.29 0.14 81.14 2.72 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/6.spi_device_stress_all.3924613487
93.78 0.45 98.32 0.00 92.92 0.00 96.26 0.00 93.33 0.00 97.12 0.00 94.29 0.00 84.26 3.12 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/12.spi_device_flash_and_tpm_min_idle.3378943051
94.12 0.34 98.32 0.00 92.92 0.00 96.26 0.00 93.33 0.00 97.12 0.00 94.29 0.00 86.63 2.38 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/8.spi_device_flash_all.949474889
94.44 0.32 98.33 0.01 92.95 0.04 98.03 1.77 93.33 0.00 97.14 0.02 94.43 0.14 86.88 0.25 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/0.spi_device_sec_cm.1658251214
94.66 0.22 98.33 0.00 92.95 0.00 98.03 0.00 93.33 0.00 97.16 0.02 94.43 0.00 88.42 1.53 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/13.spi_device_flash_and_tpm_min_idle.3905687030
94.84 0.18 98.33 0.00 92.95 0.00 98.03 0.00 93.33 0.00 97.16 0.00 94.43 0.00 89.65 1.24 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/11.spi_device_flash_and_tpm_min_idle.152523474
94.99 0.15 98.34 0.01 93.03 0.07 98.03 0.00 93.33 0.00 97.18 0.02 94.43 0.00 90.59 0.94 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/cover_reg_top/3.spi_device_tl_intg_err.3496346624
95.14 0.15 98.34 0.00 93.03 0.00 98.03 0.00 93.33 0.00 97.18 0.00 94.43 0.00 91.63 1.04 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/10.spi_device_stress_all.499156216
95.27 0.13 98.34 0.00 93.03 0.00 98.03 0.00 93.33 0.00 97.18 0.00 94.43 0.00 92.57 0.94 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/4.spi_device_flash_and_tpm.1412823796
95.40 0.13 98.34 0.00 93.05 0.02 98.03 0.00 93.33 0.00 97.18 0.00 95.29 0.86 92.57 0.00 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/cover_reg_top/1.spi_device_csr_hw_reset.638905998
95.51 0.11 98.34 0.00 93.05 0.00 98.03 0.00 93.33 0.00 97.18 0.00 95.29 0.00 93.37 0.79 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/0.spi_device_flash_and_tpm.3888591477
95.62 0.11 98.34 0.00 93.74 0.68 98.03 0.00 93.33 0.00 97.18 0.00 95.29 0.00 93.47 0.10 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/cover_reg_top/5.spi_device_tl_errors.4050474163
95.72 0.10 98.34 0.00 93.74 0.00 98.03 0.00 93.33 0.00 97.18 0.00 95.29 0.00 94.16 0.69 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/14.spi_device_flash_and_tpm_min_idle.993223903
95.81 0.09 98.34 0.00 93.74 0.00 98.03 0.00 93.33 0.00 97.18 0.00 95.29 0.00 94.80 0.64 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/24.spi_device_flash_all.2533358262
95.90 0.09 98.39 0.06 93.82 0.09 98.43 0.39 93.33 0.00 97.26 0.08 95.29 0.00 94.80 0.00 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/0.spi_device_mem_parity.3627244828
95.98 0.07 98.39 0.00 93.84 0.01 98.43 0.00 93.33 0.00 97.26 0.00 95.29 0.00 95.30 0.50 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/1.spi_device_flash_all.1078413385
96.04 0.06 98.39 0.00 93.84 0.00 98.43 0.00 93.33 0.00 97.26 0.00 95.29 0.00 95.74 0.45 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/27.spi_device_flash_and_tpm.2994408315
96.10 0.06 98.39 0.00 93.84 0.00 98.43 0.00 93.33 0.00 97.26 0.00 95.29 0.00 96.14 0.40 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/2.spi_device_tpm_read_hw_reg.219015271
96.15 0.06 98.39 0.00 93.84 0.00 98.43 0.00 93.33 0.00 97.26 0.00 95.29 0.00 96.53 0.40 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/8.spi_device_stress_all.4229647818
96.20 0.05 98.39 0.00 93.86 0.02 98.43 0.00 93.33 0.00 97.28 0.02 95.29 0.00 96.83 0.30 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/8.spi_device_flash_mode_ignore_cmds.2594688863
96.24 0.04 98.39 0.00 93.86 0.00 98.43 0.00 93.33 0.00 97.28 0.00 95.29 0.00 97.13 0.30 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/20.spi_device_flash_all.3443568583
96.29 0.04 98.39 0.00 93.86 0.00 98.43 0.00 93.33 0.00 97.28 0.00 95.29 0.00 97.43 0.30 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/21.spi_device_stress_all.3697774033
96.32 0.04 98.42 0.03 93.90 0.04 98.62 0.20 93.33 0.00 97.28 0.00 95.29 0.00 97.43 0.00 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/0.spi_device_alert_test.3965151086
96.36 0.04 98.42 0.00 93.90 0.00 98.62 0.00 93.33 0.00 97.28 0.00 95.29 0.00 97.67 0.25 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/11.spi_device_flash_and_tpm.1944338916
96.39 0.03 98.42 0.00 93.90 0.00 98.62 0.00 93.33 0.00 97.28 0.00 95.29 0.00 97.87 0.20 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/15.spi_device_flash_and_tpm.2670404875
96.41 0.02 98.42 0.00 93.90 0.00 98.62 0.00 93.33 0.00 97.28 0.00 95.29 0.00 98.02 0.15 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/cover_reg_top/10.spi_device_tl_intg_err.854087
96.43 0.02 98.42 0.00 93.90 0.00 98.62 0.00 93.33 0.00 97.28 0.00 95.29 0.00 98.17 0.15 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/11.spi_device_stress_all.1557356339
96.45 0.02 98.42 0.00 93.90 0.00 98.62 0.00 93.33 0.00 97.28 0.00 95.29 0.00 98.32 0.15 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/13.spi_device_stress_all.4102419226
96.47 0.02 98.42 0.00 93.90 0.00 98.62 0.00 93.33 0.00 97.28 0.00 95.29 0.00 98.47 0.15 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/8.spi_device_flash_mode.2312401570
96.49 0.02 98.42 0.00 93.90 0.00 98.62 0.00 93.33 0.00 97.28 0.00 95.43 0.14 98.47 0.00 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/26.spi_device_stress_all.3912319947
96.51 0.02 98.42 0.00 94.02 0.12 98.62 0.00 93.33 0.00 97.28 0.00 95.43 0.00 98.47 0.00 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/cover_reg_top/3.spi_device_tl_errors.2589446173
96.52 0.01 98.42 0.00 94.02 0.00 98.62 0.00 93.33 0.00 97.28 0.00 95.43 0.00 98.56 0.10 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/0.spi_device_stress_all.3093269491
96.54 0.01 98.42 0.00 94.02 0.00 98.62 0.00 93.33 0.00 97.28 0.00 95.43 0.00 98.66 0.10 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/10.spi_device_flash_and_tpm_min_idle.326745810
96.55 0.01 98.42 0.00 94.02 0.00 98.62 0.00 93.33 0.00 97.28 0.00 95.43 0.00 98.76 0.10 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/30.spi_device_flash_and_tpm.1502439749
96.57 0.01 98.42 0.00 94.02 0.00 98.62 0.00 93.33 0.00 97.28 0.00 95.43 0.00 98.86 0.10 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/38.spi_device_flash_mode_ignore_cmds.1980406742
96.58 0.01 98.42 0.00 94.05 0.02 98.62 0.00 93.33 0.00 97.29 0.02 95.43 0.00 98.91 0.05 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/2.spi_device_flash_mode_ignore_cmds.4008011022
96.59 0.01 98.42 0.00 94.05 0.00 98.62 0.00 93.33 0.00 97.29 0.00 95.43 0.00 98.96 0.05 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/cover_reg_top/1.spi_device_tl_errors.788220385
96.59 0.01 98.42 0.00 94.05 0.00 98.62 0.00 93.33 0.00 97.29 0.00 95.43 0.00 99.01 0.05 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/cover_reg_top/1.spi_device_tl_intg_err.2409350156
96.60 0.01 98.42 0.00 94.05 0.00 98.62 0.00 93.33 0.00 97.29 0.00 95.43 0.00 99.06 0.05 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/cover_reg_top/13.spi_device_tl_intg_err.1339073350
96.61 0.01 98.42 0.00 94.05 0.00 98.62 0.00 93.33 0.00 97.29 0.00 95.43 0.00 99.11 0.05 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/12.spi_device_flash_mode.1556599729
96.61 0.01 98.42 0.00 94.05 0.00 98.62 0.00 93.33 0.00 97.29 0.00 95.43 0.00 99.16 0.05 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/29.spi_device_flash_mode.1679184459
96.62 0.01 98.42 0.00 94.05 0.00 98.62 0.00 93.33 0.00 97.29 0.00 95.43 0.00 99.21 0.05 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/32.spi_device_flash_and_tpm_min_idle.2399617376
96.63 0.01 98.42 0.00 94.05 0.00 98.62 0.00 93.33 0.00 97.29 0.00 95.43 0.00 99.26 0.05 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/33.spi_device_tpm_all.781160951
96.64 0.01 98.44 0.02 94.07 0.02 98.62 0.00 93.33 0.00 97.29 0.00 95.43 0.00 99.26 0.00 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/0.spi_device_csb_read.684705482
96.64 0.01 98.44 0.00 94.08 0.01 98.62 0.00 93.33 0.00 97.29 0.00 95.43 0.00 99.26 0.00 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/14.spi_device_stress_all.1555848860

Tests that do not contribute to grading

Name
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/cover_reg_top/0.spi_device_csr_aliasing.2306438168
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/cover_reg_top/0.spi_device_csr_bit_bash.1348942127
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/cover_reg_top/0.spi_device_csr_hw_reset.3111231038
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/cover_reg_top/0.spi_device_csr_mem_rw_with_rand_reset.3782761343
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/cover_reg_top/0.spi_device_csr_rw.3827140447
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/cover_reg_top/0.spi_device_intr_test.2570735239
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/cover_reg_top/0.spi_device_mem_partial_access.4282869860
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/cover_reg_top/0.spi_device_mem_walk.2614544393
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/cover_reg_top/0.spi_device_same_csr_outstanding.3214520161
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/cover_reg_top/0.spi_device_tl_errors.3533654761
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/cover_reg_top/0.spi_device_tl_intg_err.3623046647
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/cover_reg_top/1.spi_device_csr_aliasing.543636901
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/cover_reg_top/1.spi_device_csr_bit_bash.2234199303
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/cover_reg_top/1.spi_device_csr_mem_rw_with_rand_reset.3857753397
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/cover_reg_top/1.spi_device_csr_rw.352424255
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/cover_reg_top/1.spi_device_intr_test.3736898891
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/cover_reg_top/1.spi_device_mem_partial_access.384650578
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/cover_reg_top/1.spi_device_mem_walk.2220044275
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/cover_reg_top/1.spi_device_same_csr_outstanding.3948336515
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/cover_reg_top/10.spi_device_csr_mem_rw_with_rand_reset.3568525180
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/cover_reg_top/10.spi_device_csr_rw.1295927770
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/cover_reg_top/10.spi_device_intr_test.3635492552
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/cover_reg_top/10.spi_device_same_csr_outstanding.2424509661
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/cover_reg_top/10.spi_device_tl_errors.226399147
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/cover_reg_top/11.spi_device_csr_mem_rw_with_rand_reset.2696356858
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/cover_reg_top/11.spi_device_csr_rw.3461015075
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/cover_reg_top/11.spi_device_intr_test.340807702
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/cover_reg_top/11.spi_device_same_csr_outstanding.3848261048
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/cover_reg_top/11.spi_device_tl_errors.73687422
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/cover_reg_top/11.spi_device_tl_intg_err.2988217858
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/cover_reg_top/12.spi_device_csr_mem_rw_with_rand_reset.628127904
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/cover_reg_top/12.spi_device_csr_rw.3996686798
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/cover_reg_top/12.spi_device_intr_test.4245312940
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/cover_reg_top/12.spi_device_same_csr_outstanding.4020868075
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/cover_reg_top/12.spi_device_tl_errors.1488523621
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/cover_reg_top/12.spi_device_tl_intg_err.3111734663
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/cover_reg_top/13.spi_device_csr_mem_rw_with_rand_reset.3081333778
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/cover_reg_top/13.spi_device_csr_rw.789978410
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/cover_reg_top/13.spi_device_intr_test.2916896673
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/cover_reg_top/13.spi_device_same_csr_outstanding.1844967174
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/cover_reg_top/13.spi_device_tl_errors.3559642993
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/cover_reg_top/14.spi_device_csr_mem_rw_with_rand_reset.3037254393
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/cover_reg_top/14.spi_device_csr_rw.1179048232
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/cover_reg_top/14.spi_device_intr_test.3649098636
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/cover_reg_top/14.spi_device_same_csr_outstanding.112015432
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/cover_reg_top/14.spi_device_tl_errors.3280155325
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/cover_reg_top/14.spi_device_tl_intg_err.1707483318
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/cover_reg_top/15.spi_device_csr_mem_rw_with_rand_reset.1182688773
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/cover_reg_top/15.spi_device_csr_rw.1578384834
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/cover_reg_top/15.spi_device_intr_test.2155593845
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/cover_reg_top/15.spi_device_same_csr_outstanding.2550817383
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/cover_reg_top/15.spi_device_tl_errors.3880440110
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/cover_reg_top/15.spi_device_tl_intg_err.2237037485
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/cover_reg_top/16.spi_device_csr_mem_rw_with_rand_reset.2722468436
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/cover_reg_top/16.spi_device_csr_rw.4143313370
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/cover_reg_top/16.spi_device_intr_test.2781529651
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/cover_reg_top/16.spi_device_same_csr_outstanding.3611495952
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/cover_reg_top/16.spi_device_tl_errors.459419082
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/cover_reg_top/16.spi_device_tl_intg_err.4138491298
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/cover_reg_top/17.spi_device_csr_mem_rw_with_rand_reset.4085779197
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/cover_reg_top/17.spi_device_csr_rw.686583953
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/cover_reg_top/17.spi_device_intr_test.1217316299
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/cover_reg_top/17.spi_device_same_csr_outstanding.909424351
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/cover_reg_top/17.spi_device_tl_errors.3924450042
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/cover_reg_top/17.spi_device_tl_intg_err.2359310795
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/cover_reg_top/18.spi_device_csr_mem_rw_with_rand_reset.154901393
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/cover_reg_top/18.spi_device_csr_rw.110698733
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/cover_reg_top/18.spi_device_intr_test.1902496812
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/cover_reg_top/18.spi_device_same_csr_outstanding.1616999652
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/cover_reg_top/18.spi_device_tl_errors.81458015
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/cover_reg_top/18.spi_device_tl_intg_err.86902596
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/cover_reg_top/19.spi_device_csr_mem_rw_with_rand_reset.3364073641
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/cover_reg_top/19.spi_device_csr_rw.2534944308
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/cover_reg_top/19.spi_device_intr_test.553360831
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/cover_reg_top/19.spi_device_same_csr_outstanding.1139976579
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/cover_reg_top/19.spi_device_tl_errors.3917057391
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/cover_reg_top/19.spi_device_tl_intg_err.2989674056
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/cover_reg_top/2.spi_device_csr_aliasing.2132758082
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/cover_reg_top/2.spi_device_csr_bit_bash.680661247
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/cover_reg_top/2.spi_device_csr_hw_reset.1161012804
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/cover_reg_top/2.spi_device_csr_rw.1692124006
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/cover_reg_top/2.spi_device_intr_test.1089398382
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/cover_reg_top/2.spi_device_mem_partial_access.2281535975
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/cover_reg_top/2.spi_device_mem_walk.2140137421
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/cover_reg_top/2.spi_device_same_csr_outstanding.4134543701
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/cover_reg_top/2.spi_device_tl_errors.129869262
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/cover_reg_top/2.spi_device_tl_intg_err.3557884253
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/cover_reg_top/20.spi_device_intr_test.3103253791
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/cover_reg_top/21.spi_device_intr_test.1815982159
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/cover_reg_top/22.spi_device_intr_test.673314086
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/cover_reg_top/23.spi_device_intr_test.2656219428
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/cover_reg_top/24.spi_device_intr_test.3767271110
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/cover_reg_top/25.spi_device_intr_test.1550494675
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/cover_reg_top/26.spi_device_intr_test.2284944052
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/cover_reg_top/27.spi_device_intr_test.897395776
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/cover_reg_top/28.spi_device_intr_test.3915539120
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/cover_reg_top/29.spi_device_intr_test.1621879216
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/cover_reg_top/3.spi_device_csr_aliasing.2323501509
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/cover_reg_top/3.spi_device_csr_bit_bash.3903450150
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/cover_reg_top/3.spi_device_csr_hw_reset.682598373
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/cover_reg_top/3.spi_device_csr_mem_rw_with_rand_reset.2334773965
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/cover_reg_top/3.spi_device_csr_rw.1937046917
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/cover_reg_top/3.spi_device_intr_test.1677211706
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/cover_reg_top/3.spi_device_mem_partial_access.1325229573
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/cover_reg_top/3.spi_device_mem_walk.2293345916
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/cover_reg_top/3.spi_device_same_csr_outstanding.3823415586
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/cover_reg_top/30.spi_device_intr_test.2532372815
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/cover_reg_top/31.spi_device_intr_test.1102181934
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/cover_reg_top/32.spi_device_intr_test.1231457807
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/cover_reg_top/33.spi_device_intr_test.1100198756
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/cover_reg_top/34.spi_device_intr_test.1776669575
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/cover_reg_top/35.spi_device_intr_test.3273538648
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/cover_reg_top/36.spi_device_intr_test.4261812623
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/cover_reg_top/37.spi_device_intr_test.3083033424
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/cover_reg_top/38.spi_device_intr_test.2098395645
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/cover_reg_top/39.spi_device_intr_test.3960212121
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/cover_reg_top/4.spi_device_csr_aliasing.1573278764
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/cover_reg_top/4.spi_device_csr_bit_bash.1928821284
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/cover_reg_top/4.spi_device_csr_hw_reset.3813989506
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/cover_reg_top/4.spi_device_csr_mem_rw_with_rand_reset.162253500
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/cover_reg_top/4.spi_device_csr_rw.611871455
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/cover_reg_top/4.spi_device_intr_test.3429143109
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/cover_reg_top/4.spi_device_mem_partial_access.614068583
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/cover_reg_top/4.spi_device_mem_walk.168395590
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/cover_reg_top/4.spi_device_same_csr_outstanding.2172674589
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/cover_reg_top/4.spi_device_tl_errors.2379420321
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/cover_reg_top/4.spi_device_tl_intg_err.1514372629
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/cover_reg_top/40.spi_device_intr_test.814516238
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/cover_reg_top/41.spi_device_intr_test.650281329
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/cover_reg_top/42.spi_device_intr_test.1728362576
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/cover_reg_top/43.spi_device_intr_test.4247168061
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/cover_reg_top/44.spi_device_intr_test.36560927
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/cover_reg_top/45.spi_device_intr_test.2282517127
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/cover_reg_top/46.spi_device_intr_test.238843065
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/cover_reg_top/47.spi_device_intr_test.2623559315
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/cover_reg_top/48.spi_device_intr_test.2402266730
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/cover_reg_top/49.spi_device_intr_test.3171561743
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/cover_reg_top/5.spi_device_csr_mem_rw_with_rand_reset.2088883115
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/cover_reg_top/5.spi_device_csr_rw.56572361
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/cover_reg_top/5.spi_device_intr_test.2397757758
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/cover_reg_top/5.spi_device_same_csr_outstanding.3044632550
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/cover_reg_top/5.spi_device_tl_intg_err.3639307423
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/cover_reg_top/6.spi_device_csr_mem_rw_with_rand_reset.650993554
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/cover_reg_top/6.spi_device_csr_rw.1679033047
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/cover_reg_top/6.spi_device_intr_test.2191723459
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/cover_reg_top/6.spi_device_same_csr_outstanding.1169800866
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/cover_reg_top/6.spi_device_tl_errors.1470729692
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/cover_reg_top/6.spi_device_tl_intg_err.1541493589
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/cover_reg_top/7.spi_device_csr_mem_rw_with_rand_reset.1118647286
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/cover_reg_top/7.spi_device_csr_rw.2111846032
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/cover_reg_top/7.spi_device_intr_test.2618489478
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/cover_reg_top/7.spi_device_same_csr_outstanding.2713987247
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/cover_reg_top/7.spi_device_tl_errors.3947483067
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/cover_reg_top/7.spi_device_tl_intg_err.2482868654
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/cover_reg_top/8.spi_device_csr_mem_rw_with_rand_reset.2918528280
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/cover_reg_top/8.spi_device_csr_rw.3769416264
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/cover_reg_top/8.spi_device_intr_test.458265360
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/cover_reg_top/8.spi_device_same_csr_outstanding.3507361576
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/cover_reg_top/8.spi_device_tl_errors.3734722027
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/cover_reg_top/8.spi_device_tl_intg_err.3093908109
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/cover_reg_top/9.spi_device_csr_mem_rw_with_rand_reset.4265197946
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/cover_reg_top/9.spi_device_csr_rw.3501646080
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/cover_reg_top/9.spi_device_intr_test.17254626
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/cover_reg_top/9.spi_device_same_csr_outstanding.946965210
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/cover_reg_top/9.spi_device_tl_errors.2285751610
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/cover_reg_top/9.spi_device_tl_intg_err.3573562574
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/0.spi_device_cfg_cmd.2734408955
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/0.spi_device_flash_all.3569505658
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/0.spi_device_flash_and_tpm_min_idle.3395732785
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/0.spi_device_flash_mode.37015108
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/0.spi_device_flash_mode_ignore_cmds.2176748085
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/0.spi_device_intercept.440174178
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/0.spi_device_mailbox.3550336523
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/0.spi_device_pass_addr_payload_swap.2638494932
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/0.spi_device_read_buffer_direct.573745351
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/0.spi_device_tpm_read_hw_reg.801259063
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/0.spi_device_tpm_rw.2065970591
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/0.spi_device_tpm_sts_read.2156406747
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/1.spi_device_alert_test.2032037302
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/1.spi_device_cfg_cmd.415591432
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/1.spi_device_csb_read.545258921
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/1.spi_device_flash_mode_ignore_cmds.3214856221
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/1.spi_device_intercept.2815763091
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/1.spi_device_mailbox.1795502706
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/1.spi_device_mem_parity.2413591028
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/1.spi_device_pass_addr_payload_swap.1796277413
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/1.spi_device_pass_cmd_filtering.2319462258
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/1.spi_device_read_buffer_direct.3727061954
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/1.spi_device_sec_cm.1202399086
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/1.spi_device_tpm_all.3877143943
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/1.spi_device_tpm_read_hw_reg.2606027752
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/1.spi_device_tpm_rw.9864835
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/1.spi_device_tpm_sts_read.544986797
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/1.spi_device_upload.2618200764
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/10.spi_device_alert_test.1196435318
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/10.spi_device_cfg_cmd.3598807136
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/10.spi_device_csb_read.3462439472
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/10.spi_device_flash_all.47888548
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/10.spi_device_flash_and_tpm.3949789022
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/10.spi_device_flash_mode.3705795665
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/10.spi_device_flash_mode_ignore_cmds.2798296057
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/10.spi_device_intercept.3991141833
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/10.spi_device_mailbox.2508231020
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/10.spi_device_mem_parity.290679637
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/10.spi_device_pass_addr_payload_swap.1636736206
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/10.spi_device_pass_cmd_filtering.2348152220
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/10.spi_device_read_buffer_direct.3950549007
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/10.spi_device_tpm_all.712025149
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/10.spi_device_tpm_read_hw_reg.2693071359
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/10.spi_device_tpm_rw.2533401042
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/10.spi_device_tpm_sts_read.2518985063
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/10.spi_device_upload.3251616972
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/11.spi_device_alert_test.1567203808
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/11.spi_device_cfg_cmd.918601696
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/11.spi_device_csb_read.2776650212
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/11.spi_device_flash_all.1278225833
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/11.spi_device_flash_mode.77953759
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/11.spi_device_flash_mode_ignore_cmds.3597666250
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/11.spi_device_intercept.16134675
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/11.spi_device_mailbox.1918363502
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/11.spi_device_mem_parity.3822045822
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/11.spi_device_pass_addr_payload_swap.3031452752
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/11.spi_device_pass_cmd_filtering.1341741472
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/11.spi_device_read_buffer_direct.2050035586
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/11.spi_device_tpm_all.1716754982
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/11.spi_device_tpm_read_hw_reg.3689477110
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/11.spi_device_tpm_rw.2124585525
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/11.spi_device_tpm_sts_read.3793435530
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/11.spi_device_upload.4051842963
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/12.spi_device_alert_test.835149709
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/12.spi_device_cfg_cmd.2891664778
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/12.spi_device_csb_read.606686186
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/12.spi_device_flash_all.1863394163
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/12.spi_device_flash_and_tpm.2459263666
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/12.spi_device_flash_mode_ignore_cmds.3544125772
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/12.spi_device_intercept.4103701751
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/12.spi_device_mailbox.54953747
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/12.spi_device_mem_parity.2921618909
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/12.spi_device_pass_addr_payload_swap.3691336745
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/12.spi_device_pass_cmd_filtering.604059132
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/12.spi_device_read_buffer_direct.2648654866
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/12.spi_device_stress_all.1952562025
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/12.spi_device_tpm_all.4223399146
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/12.spi_device_tpm_read_hw_reg.1268421178
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/12.spi_device_tpm_rw.2840938373
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/12.spi_device_tpm_sts_read.636989318
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/12.spi_device_upload.3148195222
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/13.spi_device_alert_test.2334752896
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/13.spi_device_cfg_cmd.3032970152
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/13.spi_device_csb_read.3630484146
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/13.spi_device_flash_all.4154661902
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/13.spi_device_flash_and_tpm.392397604
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/13.spi_device_flash_mode.2490331880
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/13.spi_device_flash_mode_ignore_cmds.2683839147
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/13.spi_device_intercept.2952112524
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/13.spi_device_mailbox.1817955828
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/13.spi_device_mem_parity.589981772
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/13.spi_device_pass_addr_payload_swap.3031460929
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/13.spi_device_pass_cmd_filtering.692733339
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/13.spi_device_read_buffer_direct.972352811
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/13.spi_device_tpm_all.2324832174
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/13.spi_device_tpm_read_hw_reg.2163035877
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/13.spi_device_tpm_rw.1534296225
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/13.spi_device_tpm_sts_read.3266926000
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/13.spi_device_upload.570942790
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/14.spi_device_alert_test.525017159
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/14.spi_device_cfg_cmd.835493800
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/14.spi_device_csb_read.1636432942
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/14.spi_device_flash_all.4103081125
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/14.spi_device_flash_and_tpm.2693373772
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/14.spi_device_flash_mode.1345916841
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/14.spi_device_flash_mode_ignore_cmds.2221982514
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/14.spi_device_intercept.1602717002
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/14.spi_device_mailbox.1699866018
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/14.spi_device_mem_parity.2948977596
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/14.spi_device_pass_addr_payload_swap.64483105
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/14.spi_device_pass_cmd_filtering.302738028
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/14.spi_device_read_buffer_direct.2686424811
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/14.spi_device_tpm_all.1550275395
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/14.spi_device_tpm_read_hw_reg.1047668528
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/14.spi_device_tpm_rw.664757700
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/14.spi_device_tpm_sts_read.4085066631
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/14.spi_device_upload.4218861204
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/15.spi_device_alert_test.2236784563
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/15.spi_device_cfg_cmd.3007300463
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/15.spi_device_csb_read.1696429472
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/15.spi_device_flash_all.2291697385
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/15.spi_device_flash_and_tpm_min_idle.3944928316
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/15.spi_device_flash_mode.2797803191
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/15.spi_device_flash_mode_ignore_cmds.3436620834
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/15.spi_device_intercept.4043416041
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/15.spi_device_mailbox.1828375916
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/15.spi_device_mem_parity.2751580689
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/15.spi_device_pass_addr_payload_swap.1079611124
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/15.spi_device_pass_cmd_filtering.3832382410
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/15.spi_device_read_buffer_direct.333257594
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/15.spi_device_stress_all.496195930
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/15.spi_device_tpm_all.730292245
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/15.spi_device_tpm_read_hw_reg.3729679192
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/15.spi_device_tpm_rw.175355376
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/15.spi_device_tpm_sts_read.566156770
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/15.spi_device_upload.576293451
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/16.spi_device_alert_test.3218482081
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/16.spi_device_cfg_cmd.2979086294
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/16.spi_device_csb_read.2439159410
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/16.spi_device_flash_all.376537035
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/16.spi_device_flash_and_tpm.2113765989
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/16.spi_device_flash_and_tpm_min_idle.3341027281
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/16.spi_device_flash_mode.3491527738
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/16.spi_device_flash_mode_ignore_cmds.1151497538
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/16.spi_device_intercept.2191613311
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/16.spi_device_mailbox.2098046037
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/16.spi_device_mem_parity.1829779115
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/16.spi_device_pass_addr_payload_swap.1557314042
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/16.spi_device_pass_cmd_filtering.743824462
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/16.spi_device_read_buffer_direct.928220907
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/16.spi_device_stress_all.1449474643
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/16.spi_device_tpm_all.3224651511
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/16.spi_device_tpm_read_hw_reg.2424788994
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/16.spi_device_tpm_rw.2273104545
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/16.spi_device_tpm_sts_read.3694691655
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/16.spi_device_upload.1746154796
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/17.spi_device_alert_test.302850170
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/17.spi_device_cfg_cmd.3870350487
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/17.spi_device_csb_read.4064139884
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/17.spi_device_flash_all.3507062958
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/17.spi_device_flash_and_tpm.1034150165
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/17.spi_device_flash_and_tpm_min_idle.220058222
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/17.spi_device_flash_mode.2668699129
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/17.spi_device_flash_mode_ignore_cmds.2565041887
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/17.spi_device_intercept.182922594
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/17.spi_device_mailbox.3105175029
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/17.spi_device_mem_parity.67023315
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/17.spi_device_pass_addr_payload_swap.191525040
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/17.spi_device_pass_cmd_filtering.1771973566
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/17.spi_device_read_buffer_direct.1428907479
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/17.spi_device_stress_all.2821558052
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/17.spi_device_tpm_all.3683498992
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/17.spi_device_tpm_read_hw_reg.4127342598
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/17.spi_device_tpm_rw.3137165469
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/17.spi_device_tpm_sts_read.2179926
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/17.spi_device_upload.3883970868
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/18.spi_device_alert_test.3362085284
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/18.spi_device_cfg_cmd.1500219242
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/18.spi_device_csb_read.4015156001
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/18.spi_device_flash_all.1842578085
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/18.spi_device_flash_and_tpm.2076333103
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/18.spi_device_flash_and_tpm_min_idle.3284545606
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/18.spi_device_flash_mode.1886534122
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/18.spi_device_flash_mode_ignore_cmds.3539594380
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/18.spi_device_intercept.3216774336
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/18.spi_device_mailbox.820193989
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/18.spi_device_mem_parity.3524255015
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/18.spi_device_pass_addr_payload_swap.1356630826
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/18.spi_device_pass_cmd_filtering.2960638269
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/18.spi_device_read_buffer_direct.2132638281
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/18.spi_device_stress_all.3281951878
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/18.spi_device_tpm_all.2659609124
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/18.spi_device_tpm_read_hw_reg.4142713909
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/18.spi_device_tpm_rw.1860667183
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/18.spi_device_tpm_sts_read.1875925640
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/18.spi_device_upload.2004276797
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/19.spi_device_alert_test.3345367059
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/19.spi_device_cfg_cmd.18029491
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/19.spi_device_csb_read.601198521
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/19.spi_device_flash_all.672144313
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/19.spi_device_flash_and_tpm.3873308365
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/19.spi_device_flash_and_tpm_min_idle.3397818059
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/19.spi_device_flash_mode.1299573920
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/19.spi_device_flash_mode_ignore_cmds.320999766
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/19.spi_device_intercept.626083510
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/19.spi_device_mailbox.3860149267
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/19.spi_device_mem_parity.3484618216
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/19.spi_device_pass_addr_payload_swap.3253726860
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/19.spi_device_pass_cmd_filtering.3941589860
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/19.spi_device_read_buffer_direct.456971436
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/19.spi_device_stress_all.2345656215
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/19.spi_device_tpm_all.3239395597
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/19.spi_device_tpm_read_hw_reg.788953923
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/19.spi_device_tpm_rw.1031333519
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/19.spi_device_tpm_sts_read.1404027655
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/19.spi_device_upload.2524388913
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/2.spi_device_alert_test.3527622510
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/2.spi_device_cfg_cmd.2757680154
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/2.spi_device_csb_read.2844199291
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/2.spi_device_flash_all.1276813540
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/2.spi_device_flash_and_tpm.745130610
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/2.spi_device_flash_mode.3713902893
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/2.spi_device_intercept.1110731620
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/2.spi_device_mailbox.539478016
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/2.spi_device_mem_parity.3046034889
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/2.spi_device_pass_addr_payload_swap.770737025
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/2.spi_device_pass_cmd_filtering.673526570
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/2.spi_device_read_buffer_direct.2244729816
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/2.spi_device_sec_cm.847951242
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/2.spi_device_stress_all.2113051611
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/2.spi_device_tpm_all.2823577199
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/2.spi_device_tpm_rw.729632407
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/2.spi_device_tpm_sts_read.1822594502
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/2.spi_device_upload.984529232
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/20.spi_device_alert_test.2115330920
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/20.spi_device_cfg_cmd.2305293748
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/20.spi_device_csb_read.2560427865
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/20.spi_device_flash_and_tpm.1487642094
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/20.spi_device_flash_and_tpm_min_idle.3171815948
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/20.spi_device_flash_mode.960689310
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/20.spi_device_flash_mode_ignore_cmds.1389571078
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/20.spi_device_intercept.2282878505
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/20.spi_device_mailbox.2411849148
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/20.spi_device_pass_addr_payload_swap.3627304757
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/20.spi_device_pass_cmd_filtering.1747106040
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/20.spi_device_read_buffer_direct.4197105760
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/20.spi_device_stress_all.2997767491
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/20.spi_device_tpm_all.2655520439
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/20.spi_device_tpm_read_hw_reg.297525943
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/20.spi_device_tpm_rw.30222481
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/20.spi_device_tpm_sts_read.64122275
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/20.spi_device_upload.4009805697
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/21.spi_device_alert_test.3438078705
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/21.spi_device_cfg_cmd.3376165421
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/21.spi_device_csb_read.1747092019
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/21.spi_device_flash_all.1894553203
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/21.spi_device_flash_and_tpm.2638817901
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/21.spi_device_flash_and_tpm_min_idle.3012287067
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/21.spi_device_flash_mode.1590088439
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/21.spi_device_flash_mode_ignore_cmds.2162689170
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/21.spi_device_intercept.2984192871
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/21.spi_device_mailbox.4246833936
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/21.spi_device_pass_addr_payload_swap.3554497005
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/21.spi_device_pass_cmd_filtering.3478530566
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/21.spi_device_read_buffer_direct.2914216229
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/21.spi_device_tpm_all.3677188538
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/21.spi_device_tpm_read_hw_reg.2007103414
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/21.spi_device_tpm_rw.2350142394
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/21.spi_device_tpm_sts_read.89994318
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/21.spi_device_upload.135027330
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/22.spi_device_alert_test.3240299223
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/22.spi_device_cfg_cmd.2654778774
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/22.spi_device_csb_read.2806706730
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/22.spi_device_flash_all.119471150
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/22.spi_device_flash_and_tpm.1701348903
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/22.spi_device_flash_and_tpm_min_idle.3101525298
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/22.spi_device_flash_mode.1740139127
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/22.spi_device_flash_mode_ignore_cmds.228541737
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/22.spi_device_intercept.2830774667
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/22.spi_device_mailbox.1483100983
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/22.spi_device_pass_addr_payload_swap.850557033
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/22.spi_device_pass_cmd_filtering.1387424777
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/22.spi_device_read_buffer_direct.1505848545
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/22.spi_device_stress_all.2028300685
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/22.spi_device_tpm_all.2378508939
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/22.spi_device_tpm_read_hw_reg.2094212075
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/22.spi_device_tpm_rw.3110005351
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/22.spi_device_tpm_sts_read.2791543332
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/22.spi_device_upload.1536260023
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/23.spi_device_alert_test.3404127460
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/23.spi_device_cfg_cmd.1173326887
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/23.spi_device_csb_read.419655876
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/23.spi_device_flash_all.2006634025
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/23.spi_device_flash_and_tpm.2004856607
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/23.spi_device_flash_and_tpm_min_idle.667843730
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/23.spi_device_flash_mode.3939652336
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/23.spi_device_flash_mode_ignore_cmds.578768737
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/23.spi_device_intercept.3810379086
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/23.spi_device_mailbox.1329298174
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/23.spi_device_pass_addr_payload_swap.514412842
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/23.spi_device_pass_cmd_filtering.3912176598
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/23.spi_device_read_buffer_direct.2427717118
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/23.spi_device_stress_all.3650813635
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/23.spi_device_tpm_all.424501076
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/23.spi_device_tpm_read_hw_reg.4283577767
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/23.spi_device_tpm_rw.267882167
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/23.spi_device_tpm_sts_read.3361891128
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/23.spi_device_upload.2537629161
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/24.spi_device_alert_test.2432624563
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/24.spi_device_cfg_cmd.2923937351
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/24.spi_device_csb_read.4106220057
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/24.spi_device_flash_and_tpm.766488618
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/24.spi_device_flash_and_tpm_min_idle.157562497
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/24.spi_device_flash_mode.2807588395
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/24.spi_device_flash_mode_ignore_cmds.544844010
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/24.spi_device_intercept.3777340306
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/24.spi_device_mailbox.3576200093
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/24.spi_device_pass_addr_payload_swap.688719007
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/24.spi_device_pass_cmd_filtering.2242700499
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/24.spi_device_read_buffer_direct.3888854470
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/24.spi_device_stress_all.3276549739
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/24.spi_device_tpm_all.3173788762
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/24.spi_device_tpm_read_hw_reg.566218219
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/24.spi_device_tpm_rw.3096889840
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/24.spi_device_tpm_sts_read.3482891645
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/24.spi_device_upload.4218906598
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/25.spi_device_alert_test.2631447947
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/25.spi_device_cfg_cmd.2912227809
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/25.spi_device_csb_read.2111509912
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/25.spi_device_flash_all.2565417218
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/25.spi_device_flash_and_tpm.2412187075
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/25.spi_device_flash_and_tpm_min_idle.396535098
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/25.spi_device_flash_mode.2205960019
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/25.spi_device_flash_mode_ignore_cmds.2038829971
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/25.spi_device_intercept.427512255
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/25.spi_device_mailbox.3474508454
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/25.spi_device_pass_addr_payload_swap.3456528023
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/25.spi_device_pass_cmd_filtering.2327396937
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/25.spi_device_read_buffer_direct.1008380262
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/25.spi_device_stress_all.771716411
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/25.spi_device_tpm_all.1020747848
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/25.spi_device_tpm_read_hw_reg.826811094
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/25.spi_device_tpm_rw.1318555269
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/25.spi_device_tpm_sts_read.3639122298
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/25.spi_device_upload.3411676284
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/26.spi_device_alert_test.501983169
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/26.spi_device_cfg_cmd.98719633
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/26.spi_device_csb_read.4019832612
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/26.spi_device_flash_all.2392671463
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/26.spi_device_flash_and_tpm.491908568
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/26.spi_device_flash_and_tpm_min_idle.2997245136
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/26.spi_device_flash_mode.2351947240
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/26.spi_device_flash_mode_ignore_cmds.3649650099
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/26.spi_device_intercept.2160099532
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/26.spi_device_mailbox.4109064737
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/26.spi_device_pass_addr_payload_swap.626617899
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/26.spi_device_pass_cmd_filtering.1621177849
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/26.spi_device_read_buffer_direct.3425959168
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/26.spi_device_tpm_all.1299955585
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/26.spi_device_tpm_read_hw_reg.2323123163
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/26.spi_device_tpm_rw.4070624941
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/26.spi_device_tpm_sts_read.595041348
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/26.spi_device_upload.490676488
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/27.spi_device_alert_test.1502522578
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/27.spi_device_cfg_cmd.3187427307
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/27.spi_device_csb_read.4237926043
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/27.spi_device_flash_all.3447861261
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/27.spi_device_flash_and_tpm_min_idle.3598169346
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/27.spi_device_flash_mode.436724684
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/27.spi_device_flash_mode_ignore_cmds.2173754731
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/27.spi_device_intercept.624726091
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/27.spi_device_mailbox.2594905545
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/27.spi_device_pass_addr_payload_swap.2177608509
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/27.spi_device_pass_cmd_filtering.2540551672
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/27.spi_device_read_buffer_direct.1153766538
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/27.spi_device_stress_all.1694059203
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/27.spi_device_tpm_all.2099412275
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/27.spi_device_tpm_read_hw_reg.1925763675
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/27.spi_device_tpm_rw.474192680
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/27.spi_device_tpm_sts_read.2879206233
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/27.spi_device_upload.3700081527
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/28.spi_device_alert_test.3101183897
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/28.spi_device_cfg_cmd.675733094
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/28.spi_device_csb_read.994974701
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/28.spi_device_flash_all.8503906
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/28.spi_device_flash_and_tpm.3392991162
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/28.spi_device_flash_and_tpm_min_idle.1319674358
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/28.spi_device_flash_mode.1275150928
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/28.spi_device_flash_mode_ignore_cmds.1929996715
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/28.spi_device_intercept.3746971622
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/28.spi_device_mailbox.3040675811
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/28.spi_device_pass_addr_payload_swap.1338927950
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/28.spi_device_pass_cmd_filtering.2835942745
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/28.spi_device_read_buffer_direct.316336620
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/28.spi_device_stress_all.4076301562
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/28.spi_device_tpm_all.486345358
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/28.spi_device_tpm_read_hw_reg.3767878550
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/28.spi_device_tpm_rw.1933445921
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/28.spi_device_tpm_sts_read.303469138
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/28.spi_device_upload.668966911
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/29.spi_device_alert_test.3545346685
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/29.spi_device_cfg_cmd.3467128867
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/29.spi_device_csb_read.3505025872
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/29.spi_device_flash_all.383263106
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/29.spi_device_flash_and_tpm.1333668108
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/29.spi_device_flash_and_tpm_min_idle.1540428630
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/29.spi_device_flash_mode_ignore_cmds.1229204115
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/29.spi_device_intercept.4273579024
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/29.spi_device_mailbox.132578176
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/29.spi_device_pass_addr_payload_swap.2585242691
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/29.spi_device_pass_cmd_filtering.3854397123
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/29.spi_device_read_buffer_direct.288523758
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/29.spi_device_stress_all.3481606887
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/29.spi_device_tpm_all.1506078906
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/29.spi_device_tpm_read_hw_reg.4182604946
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/29.spi_device_tpm_rw.3294252065
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/29.spi_device_tpm_sts_read.4247594053
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/29.spi_device_upload.2580798165
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/3.spi_device_alert_test.1676651944
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/3.spi_device_cfg_cmd.2839229282
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/3.spi_device_csb_read.3093365715
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/3.spi_device_flash_all.150918695
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/3.spi_device_flash_and_tpm.2327410992
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/3.spi_device_flash_and_tpm_min_idle.167961700
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/3.spi_device_flash_mode.944098176
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/3.spi_device_flash_mode_ignore_cmds.3224800021
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/3.spi_device_intercept.4293178380
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/3.spi_device_mailbox.3363216937
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/3.spi_device_mem_parity.3375616405
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/3.spi_device_pass_addr_payload_swap.3369704332
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/3.spi_device_pass_cmd_filtering.1392670959
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/3.spi_device_read_buffer_direct.2291758228
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/3.spi_device_sec_cm.2198233271
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/3.spi_device_stress_all.4238776050
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/3.spi_device_tpm_all.3366585767
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/3.spi_device_tpm_read_hw_reg.2944236999
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/3.spi_device_tpm_rw.3302188341
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/3.spi_device_tpm_sts_read.2489402557
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/3.spi_device_upload.3781892307
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/30.spi_device_alert_test.1510556624
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/30.spi_device_cfg_cmd.4202221670
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/30.spi_device_csb_read.772011618
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/30.spi_device_flash_all.3151390233
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/30.spi_device_flash_and_tpm_min_idle.2934339128
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/30.spi_device_flash_mode.340911911
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/30.spi_device_flash_mode_ignore_cmds.478814146
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/30.spi_device_intercept.1084680755
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/30.spi_device_mailbox.2466117017
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/30.spi_device_pass_addr_payload_swap.3973491047
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/30.spi_device_pass_cmd_filtering.3867768146
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/30.spi_device_read_buffer_direct.1632466211
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/30.spi_device_stress_all.2449810425
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/30.spi_device_tpm_all.474263683
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/30.spi_device_tpm_read_hw_reg.3003148545
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/30.spi_device_tpm_rw.269474945
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/30.spi_device_tpm_sts_read.4033394976
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/30.spi_device_upload.2237606802
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/31.spi_device_alert_test.396393200
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/31.spi_device_cfg_cmd.2983048814
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/31.spi_device_csb_read.808297299
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/31.spi_device_flash_all.923851364
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/31.spi_device_flash_and_tpm.61148607
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/31.spi_device_flash_and_tpm_min_idle.3025251369
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/31.spi_device_flash_mode.2740539652
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/31.spi_device_flash_mode_ignore_cmds.815171156
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/31.spi_device_intercept.2473305978
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/31.spi_device_mailbox.1407084533
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/31.spi_device_pass_addr_payload_swap.1165931912
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/31.spi_device_pass_cmd_filtering.2666986709
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/31.spi_device_read_buffer_direct.924244524
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/31.spi_device_stress_all.143650735
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/31.spi_device_tpm_all.1686624489
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/31.spi_device_tpm_read_hw_reg.1651745322
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/31.spi_device_tpm_rw.1705294783
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/31.spi_device_tpm_sts_read.2704389527
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/31.spi_device_upload.1970631355
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/32.spi_device_alert_test.1514385677
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/32.spi_device_cfg_cmd.4176260324
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/32.spi_device_csb_read.3068491852
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/32.spi_device_flash_all.354497797
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/32.spi_device_flash_and_tpm.199473798
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/32.spi_device_flash_mode.3920970169
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/32.spi_device_flash_mode_ignore_cmds.2416391991
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/32.spi_device_intercept.910154914
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/32.spi_device_mailbox.1546849312
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/32.spi_device_pass_addr_payload_swap.1118149237
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/32.spi_device_pass_cmd_filtering.2522938006
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/32.spi_device_read_buffer_direct.28643590
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/32.spi_device_stress_all.2492426939
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/32.spi_device_tpm_all.391897517
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/32.spi_device_tpm_read_hw_reg.686509405
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/32.spi_device_tpm_rw.136564236
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/32.spi_device_tpm_sts_read.2950932762
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/32.spi_device_upload.1751705326
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/33.spi_device_alert_test.498670221
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/33.spi_device_cfg_cmd.219059910
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/33.spi_device_csb_read.1125370945
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/33.spi_device_flash_all.1794298059
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/33.spi_device_flash_and_tpm.3294870302
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/33.spi_device_flash_and_tpm_min_idle.452497327
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/33.spi_device_flash_mode.1407163065
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/33.spi_device_flash_mode_ignore_cmds.2432258905
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/33.spi_device_intercept.3788931338
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/33.spi_device_mailbox.422720770
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/33.spi_device_pass_addr_payload_swap.3249495960
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/33.spi_device_pass_cmd_filtering.3984106094
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/33.spi_device_read_buffer_direct.4233814980
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/33.spi_device_stress_all.148406457
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/33.spi_device_tpm_read_hw_reg.625146017
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/33.spi_device_tpm_rw.1641775970
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/33.spi_device_tpm_sts_read.2246289835
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/33.spi_device_upload.433267214
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/34.spi_device_alert_test.693897090
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/34.spi_device_cfg_cmd.3115105403
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/34.spi_device_csb_read.1168907371
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/34.spi_device_flash_all.931308879
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/34.spi_device_flash_and_tpm.233245155
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/34.spi_device_flash_and_tpm_min_idle.2311353171
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/34.spi_device_flash_mode.336878523
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/34.spi_device_flash_mode_ignore_cmds.4091640836
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/34.spi_device_intercept.2669999217
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/34.spi_device_mailbox.641930355
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/34.spi_device_pass_addr_payload_swap.914432401
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/34.spi_device_pass_cmd_filtering.2065514479
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/34.spi_device_read_buffer_direct.3964939426
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/34.spi_device_stress_all.2986260687
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/34.spi_device_tpm_all.3424290405
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/34.spi_device_tpm_read_hw_reg.3919450497
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/34.spi_device_tpm_rw.3767090005
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/34.spi_device_tpm_sts_read.2468257468
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/34.spi_device_upload.3325523720
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/35.spi_device_alert_test.1880959979
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/35.spi_device_cfg_cmd.2502836712
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/35.spi_device_csb_read.498446707
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/35.spi_device_flash_all.2142023815
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/35.spi_device_flash_and_tpm.2718160151
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/35.spi_device_flash_and_tpm_min_idle.2599532464
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/35.spi_device_flash_mode.3453125822
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/35.spi_device_flash_mode_ignore_cmds.995590662
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/35.spi_device_intercept.3982126243
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/35.spi_device_mailbox.317197015
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/35.spi_device_pass_addr_payload_swap.3507737759
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/35.spi_device_pass_cmd_filtering.728571130
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/35.spi_device_read_buffer_direct.2886630825
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/35.spi_device_stress_all.1089071009
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/35.spi_device_tpm_all.2592472988
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/35.spi_device_tpm_read_hw_reg.697839119
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/35.spi_device_tpm_rw.114662022
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/35.spi_device_tpm_sts_read.3890550342
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/35.spi_device_upload.1044949035
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/36.spi_device_alert_test.1773079234
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/36.spi_device_cfg_cmd.3912276731
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/36.spi_device_csb_read.4027735608
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/36.spi_device_flash_all.1181645563
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/36.spi_device_flash_and_tpm.2815358875
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/36.spi_device_flash_and_tpm_min_idle.3348413561
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/36.spi_device_flash_mode.1216092946
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/36.spi_device_flash_mode_ignore_cmds.481174403
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/36.spi_device_intercept.3288395167
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/36.spi_device_mailbox.3954405133
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/36.spi_device_pass_addr_payload_swap.2051053708
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/36.spi_device_pass_cmd_filtering.1762148019
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/36.spi_device_read_buffer_direct.686363832
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/36.spi_device_stress_all.11858546
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/36.spi_device_tpm_all.3159067362
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/36.spi_device_tpm_read_hw_reg.2496347185
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/36.spi_device_tpm_rw.792447645
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/36.spi_device_tpm_sts_read.3148675226
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/36.spi_device_upload.3675686962
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/37.spi_device_alert_test.3178991752
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/37.spi_device_cfg_cmd.3894506822
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/37.spi_device_csb_read.717998069
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/37.spi_device_flash_all.3159514567
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/37.spi_device_flash_and_tpm.3536230615
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/37.spi_device_flash_and_tpm_min_idle.4153018485
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/37.spi_device_flash_mode.2132970438
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/37.spi_device_flash_mode_ignore_cmds.1843228148
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/37.spi_device_intercept.315283230
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/37.spi_device_mailbox.65785669
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/37.spi_device_pass_addr_payload_swap.1666915303
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/37.spi_device_pass_cmd_filtering.12929419
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/37.spi_device_read_buffer_direct.3260263040
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/37.spi_device_stress_all.614662205
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/37.spi_device_tpm_all.536159613
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/37.spi_device_tpm_read_hw_reg.3979806255
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/37.spi_device_tpm_rw.3595636288
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/37.spi_device_tpm_sts_read.1330697373
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/37.spi_device_upload.2314926967
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/38.spi_device_alert_test.3922329952
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/38.spi_device_cfg_cmd.1580709445
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/38.spi_device_csb_read.1643239497
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/38.spi_device_flash_all.594962601
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/38.spi_device_flash_and_tpm.2200003331
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/38.spi_device_flash_and_tpm_min_idle.3144957449
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/38.spi_device_flash_mode.761546655
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/38.spi_device_intercept.1611631088
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/38.spi_device_mailbox.2756061222
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/38.spi_device_pass_addr_payload_swap.698939786
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/38.spi_device_pass_cmd_filtering.2426674795
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/38.spi_device_read_buffer_direct.3251948102
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/38.spi_device_stress_all.3394170990
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/38.spi_device_tpm_all.1493693824
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/38.spi_device_tpm_read_hw_reg.2437351425
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/38.spi_device_tpm_rw.2740552342
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/38.spi_device_tpm_sts_read.2049891070
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/38.spi_device_upload.349944737
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/39.spi_device_alert_test.107304365
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/39.spi_device_cfg_cmd.3491998824
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/39.spi_device_csb_read.3064663904
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/39.spi_device_flash_all.3759046752
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/39.spi_device_flash_and_tpm.1387305676
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/39.spi_device_flash_and_tpm_min_idle.1429724867
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/39.spi_device_flash_mode.1028542317
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/39.spi_device_flash_mode_ignore_cmds.711400480
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/39.spi_device_intercept.1213331275
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/39.spi_device_mailbox.2104300236
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/39.spi_device_pass_addr_payload_swap.674714243
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/39.spi_device_pass_cmd_filtering.4167116344
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/39.spi_device_read_buffer_direct.1936623472
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/39.spi_device_stress_all.2085673236
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/39.spi_device_tpm_all.1084866458
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/39.spi_device_tpm_read_hw_reg.124174135
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/39.spi_device_tpm_rw.2765061347
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/39.spi_device_tpm_sts_read.372087121
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/39.spi_device_upload.3299727222
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/4.spi_device_alert_test.674775015
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/4.spi_device_cfg_cmd.2578512929
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/4.spi_device_csb_read.3528805595
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/4.spi_device_flash_all.1011812926
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/4.spi_device_flash_and_tpm_min_idle.1951799692
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/4.spi_device_flash_mode.1216173385
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/4.spi_device_intercept.807703090
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/4.spi_device_mailbox.4097493170
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/4.spi_device_mem_parity.2868740933
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/4.spi_device_pass_addr_payload_swap.1599057644
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/4.spi_device_pass_cmd_filtering.3288106173
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/4.spi_device_read_buffer_direct.1884033708
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/4.spi_device_sec_cm.2989981114
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/4.spi_device_stress_all.2512090292
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/4.spi_device_tpm_all.2895982892
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/4.spi_device_tpm_read_hw_reg.1390433605
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/4.spi_device_tpm_rw.2509682280
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/4.spi_device_tpm_sts_read.3535089998
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/4.spi_device_upload.150520473
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/40.spi_device_alert_test.3085825713
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/40.spi_device_cfg_cmd.3932491974
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/40.spi_device_csb_read.2575937813
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/40.spi_device_flash_all.1333823562
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/40.spi_device_flash_and_tpm.613495517
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/40.spi_device_flash_and_tpm_min_idle.2858516023
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/40.spi_device_flash_mode.622863594
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/40.spi_device_flash_mode_ignore_cmds.2592606036
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/40.spi_device_intercept.877834294
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/40.spi_device_mailbox.903063390
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/40.spi_device_pass_addr_payload_swap.2025311711
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/40.spi_device_pass_cmd_filtering.2860340856
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/40.spi_device_read_buffer_direct.3321390838
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/40.spi_device_stress_all.1905785253
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/40.spi_device_tpm_all.3926720959
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/40.spi_device_tpm_read_hw_reg.384512193
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/40.spi_device_tpm_rw.1144516370
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/40.spi_device_tpm_sts_read.407202105
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/40.spi_device_upload.136968970
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/41.spi_device_alert_test.1685206793
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/41.spi_device_cfg_cmd.1730762858
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/41.spi_device_csb_read.3744865037
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/41.spi_device_flash_all.3100314958
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/41.spi_device_flash_and_tpm.3358453109
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/41.spi_device_flash_and_tpm_min_idle.215821357
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/41.spi_device_flash_mode.2955021468
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/41.spi_device_flash_mode_ignore_cmds.2975388675
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/41.spi_device_intercept.3714195148
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/41.spi_device_mailbox.1182978305
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/41.spi_device_pass_addr_payload_swap.3109016544
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/41.spi_device_pass_cmd_filtering.3331603080
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/41.spi_device_read_buffer_direct.1871606397
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/41.spi_device_stress_all.4274843775
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/41.spi_device_tpm_all.2172712725
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/41.spi_device_tpm_read_hw_reg.31781096
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/41.spi_device_tpm_rw.1768319117
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/41.spi_device_tpm_sts_read.104535298
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/41.spi_device_upload.2891045425
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/42.spi_device_alert_test.669157759
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/42.spi_device_cfg_cmd.95901454
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/42.spi_device_csb_read.3027897893
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/42.spi_device_flash_all.4190102318
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/42.spi_device_flash_and_tpm.2806621016
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/42.spi_device_flash_and_tpm_min_idle.3036088164
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/42.spi_device_flash_mode.2052947254
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/42.spi_device_flash_mode_ignore_cmds.680521782
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/42.spi_device_intercept.840511071
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/42.spi_device_mailbox.85900330
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/42.spi_device_pass_addr_payload_swap.3077710140
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/42.spi_device_pass_cmd_filtering.3758616837
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/42.spi_device_read_buffer_direct.2471807522
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/42.spi_device_stress_all.3319019305
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/42.spi_device_tpm_all.78521493
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/42.spi_device_tpm_read_hw_reg.2926656119
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/42.spi_device_tpm_rw.1185308604
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/42.spi_device_tpm_sts_read.1269162019
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/42.spi_device_upload.2307843658
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/43.spi_device_alert_test.2463935019
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/43.spi_device_cfg_cmd.3375363645
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/43.spi_device_csb_read.2752886576
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/43.spi_device_flash_all.2659732318
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/43.spi_device_flash_and_tpm.2777510033
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/43.spi_device_flash_and_tpm_min_idle.3118232514
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/43.spi_device_flash_mode.1058465130
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/43.spi_device_flash_mode_ignore_cmds.2927526454
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/43.spi_device_intercept.3862540542
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/43.spi_device_mailbox.1916539222
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/43.spi_device_pass_addr_payload_swap.631064139
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/43.spi_device_pass_cmd_filtering.1425522041
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/43.spi_device_read_buffer_direct.991099340
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/43.spi_device_stress_all.1190902799
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/43.spi_device_tpm_all.3506492125
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/43.spi_device_tpm_read_hw_reg.3457021854
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/43.spi_device_tpm_rw.1191031923
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/43.spi_device_tpm_sts_read.2822301190
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/43.spi_device_upload.1866337179
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/44.spi_device_alert_test.3984148152
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/44.spi_device_cfg_cmd.1991872667
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/44.spi_device_csb_read.2811594183
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/44.spi_device_flash_all.1195467845
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/44.spi_device_flash_and_tpm.2885131494
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/44.spi_device_flash_and_tpm_min_idle.558867209
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/44.spi_device_flash_mode.940725244
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/44.spi_device_flash_mode_ignore_cmds.1096559819
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/44.spi_device_intercept.3916542546
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/44.spi_device_mailbox.69026269
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/44.spi_device_pass_addr_payload_swap.2122285748
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/44.spi_device_pass_cmd_filtering.1043312469
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/44.spi_device_read_buffer_direct.3070168075
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/44.spi_device_stress_all.1030731116
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/44.spi_device_tpm_all.1789992422
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/44.spi_device_tpm_read_hw_reg.2974801060
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/44.spi_device_tpm_rw.3254693279
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/44.spi_device_tpm_sts_read.2549893811
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/44.spi_device_upload.4015647790
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/45.spi_device_alert_test.4074957445
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/45.spi_device_cfg_cmd.2332755584
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/45.spi_device_csb_read.208548931
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/45.spi_device_flash_all.814914637
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/45.spi_device_flash_and_tpm.1397859950
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/45.spi_device_flash_and_tpm_min_idle.2828587058
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/45.spi_device_flash_mode.1997727837
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/45.spi_device_flash_mode_ignore_cmds.2126874898
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/45.spi_device_intercept.712952887
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/45.spi_device_mailbox.555345716
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/45.spi_device_pass_addr_payload_swap.740486349
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/45.spi_device_pass_cmd_filtering.3930083119
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/45.spi_device_read_buffer_direct.981556787
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/45.spi_device_stress_all.3963187098
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/45.spi_device_tpm_all.1874971347
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/45.spi_device_tpm_read_hw_reg.610956040
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/45.spi_device_tpm_rw.193311192
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/45.spi_device_tpm_sts_read.3277854810
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/45.spi_device_upload.2210059303
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/46.spi_device_alert_test.3772851364
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/46.spi_device_cfg_cmd.3941756100
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/46.spi_device_csb_read.3058688071
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/46.spi_device_flash_all.3187337309
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/46.spi_device_flash_and_tpm.1708744335
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/46.spi_device_flash_and_tpm_min_idle.3421583479
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/46.spi_device_flash_mode.1453752329
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/46.spi_device_flash_mode_ignore_cmds.4054771486
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/46.spi_device_intercept.105547714
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/46.spi_device_mailbox.286552535
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/46.spi_device_pass_addr_payload_swap.4128612757
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/46.spi_device_pass_cmd_filtering.2541235548
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/46.spi_device_read_buffer_direct.1628120697
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/46.spi_device_stress_all.2025546803
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/46.spi_device_tpm_all.3034457732
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/46.spi_device_tpm_read_hw_reg.1049174658
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/46.spi_device_tpm_rw.1319827393
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/46.spi_device_tpm_sts_read.1881685828
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/46.spi_device_upload.2436227748
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/47.spi_device_alert_test.3552629925
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/47.spi_device_cfg_cmd.433949980
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/47.spi_device_csb_read.2313302579
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/47.spi_device_flash_all.2986467890
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/47.spi_device_flash_and_tpm.3009889913
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/47.spi_device_flash_and_tpm_min_idle.3452949202
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/47.spi_device_flash_mode.2267244265
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/47.spi_device_flash_mode_ignore_cmds.1045258451
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/47.spi_device_intercept.1578355695
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/47.spi_device_mailbox.4202514989
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/47.spi_device_pass_addr_payload_swap.2788513895
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/47.spi_device_pass_cmd_filtering.1401340772
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/47.spi_device_read_buffer_direct.4073068671
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/47.spi_device_stress_all.2300565598
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/47.spi_device_tpm_all.1822090292
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/47.spi_device_tpm_read_hw_reg.715351682
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/47.spi_device_tpm_rw.2047504718
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/47.spi_device_tpm_sts_read.3065337696
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/47.spi_device_upload.4278046573
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/48.spi_device_alert_test.728565294
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/48.spi_device_cfg_cmd.3751546885
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/48.spi_device_csb_read.4027689523
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/48.spi_device_flash_all.1232235669
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/48.spi_device_flash_and_tpm.4023827328
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/48.spi_device_flash_and_tpm_min_idle.1244906699
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/48.spi_device_flash_mode.2314767374
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/48.spi_device_flash_mode_ignore_cmds.467637158
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/48.spi_device_intercept.364346238
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/48.spi_device_mailbox.1946822840
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/48.spi_device_pass_addr_payload_swap.899137876
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/48.spi_device_pass_cmd_filtering.1662535697
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/48.spi_device_read_buffer_direct.2320497800
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/48.spi_device_stress_all.1923829322
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/48.spi_device_tpm_all.3194516726
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/48.spi_device_tpm_read_hw_reg.204153096
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/48.spi_device_tpm_rw.1995136699
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/48.spi_device_tpm_sts_read.2347478557
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/48.spi_device_upload.760242818
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/49.spi_device_alert_test.1253915661
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/49.spi_device_cfg_cmd.616968368
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/49.spi_device_csb_read.2634904563
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/49.spi_device_flash_all.961387311
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/49.spi_device_flash_and_tpm.1021437184
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/49.spi_device_flash_and_tpm_min_idle.3430470583
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/49.spi_device_flash_mode.2440980542
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/49.spi_device_flash_mode_ignore_cmds.1297652711
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/49.spi_device_intercept.3117437507
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/49.spi_device_mailbox.2101101201
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/49.spi_device_pass_addr_payload_swap.2348195721
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/49.spi_device_pass_cmd_filtering.3723468431
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/49.spi_device_read_buffer_direct.4251599856
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/49.spi_device_stress_all.841045653
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/49.spi_device_tpm_all.3818149077
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/49.spi_device_tpm_read_hw_reg.2786844117
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/49.spi_device_tpm_rw.1749238653
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/49.spi_device_tpm_sts_read.3347003363
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/49.spi_device_upload.1794069820
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/5.spi_device_alert_test.3264337903
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/5.spi_device_cfg_cmd.2771731199
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/5.spi_device_csb_read.256495587
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/5.spi_device_flash_all.1614966775
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/5.spi_device_flash_and_tpm.1534455700
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/5.spi_device_flash_and_tpm_min_idle.1015644015
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/5.spi_device_flash_mode.1338027742
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/5.spi_device_flash_mode_ignore_cmds.476866364
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/5.spi_device_intercept.3272605460
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/5.spi_device_mailbox.2053987915
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/5.spi_device_mem_parity.3783610159
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/5.spi_device_pass_addr_payload_swap.3512343677
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/5.spi_device_pass_cmd_filtering.2335510563
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/5.spi_device_read_buffer_direct.3104300060
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/5.spi_device_stress_all.27927263
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/5.spi_device_tpm_all.1677987363
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/5.spi_device_tpm_read_hw_reg.2555338642
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/5.spi_device_tpm_rw.1997335594
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/5.spi_device_tpm_sts_read.2270735766
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/5.spi_device_upload.2016239044
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/6.spi_device_alert_test.714619469
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/6.spi_device_cfg_cmd.128397776
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/6.spi_device_csb_read.898987882
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/6.spi_device_flash_all.2325114804
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/6.spi_device_flash_and_tpm.2888634701
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/6.spi_device_flash_and_tpm_min_idle.1522739716
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/6.spi_device_flash_mode.2049879916
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/6.spi_device_flash_mode_ignore_cmds.817835086
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/6.spi_device_intercept.4241262852
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/6.spi_device_mailbox.3907528653
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/6.spi_device_mem_parity.397529174
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/6.spi_device_pass_addr_payload_swap.812499594
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/6.spi_device_pass_cmd_filtering.3848571302
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/6.spi_device_read_buffer_direct.454490713
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/6.spi_device_tpm_all.3663262923
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/6.spi_device_tpm_read_hw_reg.1356288428
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/6.spi_device_tpm_rw.2819618339
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/6.spi_device_tpm_sts_read.3882700436
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/6.spi_device_upload.3687713070
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/7.spi_device_alert_test.1770486388
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/7.spi_device_cfg_cmd.956338218
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/7.spi_device_csb_read.2604818947
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/7.spi_device_flash_all.808961993
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/7.spi_device_flash_and_tpm.3912922492
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/7.spi_device_flash_and_tpm_min_idle.1998574377
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/7.spi_device_flash_mode.1096197249
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/7.spi_device_flash_mode_ignore_cmds.981785578
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/7.spi_device_intercept.2198916961
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/7.spi_device_mailbox.2148534632
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/7.spi_device_mem_parity.2193105936
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/7.spi_device_pass_addr_payload_swap.495425574
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/7.spi_device_pass_cmd_filtering.985937773
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/7.spi_device_read_buffer_direct.1037399283
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/7.spi_device_stress_all.2855997806
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/7.spi_device_tpm_all.304961353
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/7.spi_device_tpm_read_hw_reg.2600523390
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/7.spi_device_tpm_rw.1058200688
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/7.spi_device_tpm_sts_read.2166274049
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/7.spi_device_upload.1802340779
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/8.spi_device_alert_test.2765970796
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/8.spi_device_cfg_cmd.1250661805
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/8.spi_device_csb_read.1458558923
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/8.spi_device_flash_and_tpm.1719973169
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/8.spi_device_flash_and_tpm_min_idle.338029397
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/8.spi_device_intercept.1247261574
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/8.spi_device_mailbox.170077520
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/8.spi_device_mem_parity.1530042396
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/8.spi_device_pass_addr_payload_swap.153600655
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/8.spi_device_pass_cmd_filtering.1158959727
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/8.spi_device_read_buffer_direct.952979717
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/8.spi_device_tpm_all.1327393999
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/8.spi_device_tpm_read_hw_reg.3877414205
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/8.spi_device_tpm_rw.3525011805
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/8.spi_device_tpm_sts_read.84449002
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/8.spi_device_upload.4121455848
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/9.spi_device_alert_test.1493823716
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/9.spi_device_cfg_cmd.2610227746
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/9.spi_device_csb_read.2808842279
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/9.spi_device_flash_all.360929367
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/9.spi_device_flash_and_tpm.1705776796
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/9.spi_device_flash_and_tpm_min_idle.2563731985
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/9.spi_device_flash_mode.655888754
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/9.spi_device_flash_mode_ignore_cmds.1716837069
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/9.spi_device_intercept.2779506404
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/9.spi_device_mailbox.370405232
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/9.spi_device_mem_parity.999765781
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/9.spi_device_pass_addr_payload_swap.3559943502
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/9.spi_device_pass_cmd_filtering.3427556105
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/9.spi_device_read_buffer_direct.1858242856
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/9.spi_device_stress_all.4109941086
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/9.spi_device_tpm_all.2811531540
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/9.spi_device_tpm_read_hw_reg.256607964
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/9.spi_device_tpm_rw.766648038
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/9.spi_device_tpm_sts_read.1798979163
/workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/9.spi_device_upload.4279151952



Total test records in report: 1151
tests.html | tests1.html | tests2.html | tests3.html | tests4.html | tests5.html | tests6.html | tests7.html | tests8.html | tests9.html | tests10.html | tests11.html | tests12.html | tests13.html | tests14.html | tests15.html | tests16.html | tests17.html | tests18.html | tests19.html | tests20.html | tests21.html | tests22.html | tests23.html
TEST NOTEST LOCATIONTEST NAMESTATUSSTARTEDFINISHEDSIMULATION TIME
T1 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/0.spi_device_csb_read.684705482 Aug 29 12:30:08 PM UTC 24 Aug 29 12:30:11 PM UTC 24 21809596 ps
T2 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/0.spi_device_tpm_read_hw_reg.801259063 Aug 29 12:30:09 PM UTC 24 Aug 29 12:30:11 PM UTC 24 12413651 ps
T3 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/0.spi_device_ram_cfg.3508350894 Aug 29 12:30:09 PM UTC 24 Aug 29 12:30:11 PM UTC 24 25476757 ps
T4 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/0.spi_device_tpm_sts_read.2156406747 Aug 29 12:30:10 PM UTC 24 Aug 29 12:30:12 PM UTC 24 160450573 ps
T5 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/0.spi_device_mem_parity.3627244828 Aug 29 12:30:09 PM UTC 24 Aug 29 12:30:12 PM UTC 24 48171171 ps
T6 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/0.spi_device_tpm_rw.2065970591 Aug 29 12:30:10 PM UTC 24 Aug 29 12:30:13 PM UTC 24 284440376 ps
T7 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/0.spi_device_cfg_cmd.2734408955 Aug 29 12:30:11 PM UTC 24 Aug 29 12:30:15 PM UTC 24 65101279 ps
T8 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/0.spi_device_alert_test.3965151086 Aug 29 12:30:13 PM UTC 24 Aug 29 12:30:16 PM UTC 24 22551727 ps
T9 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/0.spi_device_pass_cmd_filtering.1956588472 Aug 29 12:30:11 PM UTC 24 Aug 29 12:30:16 PM UTC 24 193659623 ps
T10 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/0.spi_device_sec_cm.1658251214 Aug 29 12:30:13 PM UTC 24 Aug 29 12:30:16 PM UTC 24 115650752 ps
T11 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/1.spi_device_csb_read.545258921 Aug 29 12:30:17 PM UTC 24 Aug 29 12:30:19 PM UTC 24 120628334 ps
T27 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/1.spi_device_tpm_read_hw_reg.2606027752 Aug 29 12:30:17 PM UTC 24 Aug 29 12:30:19 PM UTC 24 52221001 ps
T28 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/1.spi_device_mem_parity.2413591028 Aug 29 12:30:17 PM UTC 24 Aug 29 12:30:19 PM UTC 24 16736443 ps
T12 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/0.spi_device_read_buffer_direct.573745351 Aug 29 12:30:12 PM UTC 24 Aug 29 12:30:20 PM UTC 24 295905872 ps
T13 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/0.spi_device_intercept.440174178 Aug 29 12:30:11 PM UTC 24 Aug 29 12:30:20 PM UTC 24 787162216 ps
T14 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/0.spi_device_upload.3973675076 Aug 29 12:30:11 PM UTC 24 Aug 29 12:30:20 PM UTC 24 309895660 ps
T15 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/1.spi_device_tpm_sts_read.544986797 Aug 29 12:30:20 PM UTC 24 Aug 29 12:30:22 PM UTC 24 135909000 ps
T16 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/1.spi_device_tpm_rw.9864835 Aug 29 12:30:20 PM UTC 24 Aug 29 12:30:25 PM UTC 24 649416083 ps
T17 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/1.spi_device_pass_addr_payload_swap.1796277413 Aug 29 12:30:21 PM UTC 24 Aug 29 12:30:26 PM UTC 24 67313515 ps
T18 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/1.spi_device_upload.2618200764 Aug 29 12:30:23 PM UTC 24 Aug 29 12:30:28 PM UTC 24 69768978 ps
T19 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/1.spi_device_intercept.2815763091 Aug 29 12:30:21 PM UTC 24 Aug 29 12:30:30 PM UTC 24 2672288045 ps
T20 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/1.spi_device_cfg_cmd.415591432 Aug 29 12:30:26 PM UTC 24 Aug 29 12:30:31 PM UTC 24 443552488 ps
T21 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/0.spi_device_pass_addr_payload_swap.2638494932 Aug 29 12:30:11 PM UTC 24 Aug 29 12:30:32 PM UTC 24 2105751222 ps
T22 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/1.spi_device_pass_cmd_filtering.2319462258 Aug 29 12:30:20 PM UTC 24 Aug 29 12:30:36 PM UTC 24 13516960175 ps
T47 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/1.spi_device_flash_mode.2682409377 Aug 29 12:30:27 PM UTC 24 Aug 29 12:30:36 PM UTC 24 581743172 ps
T55 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/1.spi_device_mailbox.1795502706 Aug 29 12:30:21 PM UTC 24 Aug 29 12:30:38 PM UTC 24 1638590172 ps
T48 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/1.spi_device_read_buffer_direct.3727061954 Aug 29 12:30:31 PM UTC 24 Aug 29 12:30:38 PM UTC 24 326896643 ps
T23 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/1.spi_device_sec_cm.1202399086 Aug 29 12:30:37 PM UTC 24 Aug 29 12:30:40 PM UTC 24 232764795 ps
T95 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/1.spi_device_alert_test.2032037302 Aug 29 12:30:38 PM UTC 24 Aug 29 12:30:40 PM UTC 24 39161145 ps
T29 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/2.spi_device_csb_read.2844199291 Aug 29 12:30:39 PM UTC 24 Aug 29 12:30:41 PM UTC 24 87179598 ps
T45 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/2.spi_device_mem_parity.3046034889 Aug 29 12:30:40 PM UTC 24 Aug 29 12:30:43 PM UTC 24 34645649 ps
T97 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/2.spi_device_tpm_sts_read.1822594502 Aug 29 12:30:42 PM UTC 24 Aug 29 12:30:45 PM UTC 24 10104006 ps
T30 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/1.spi_device_tpm_all.3877143943 Aug 29 12:30:17 PM UTC 24 Aug 29 12:30:45 PM UTC 24 1827729145 ps
T31 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/2.spi_device_tpm_rw.729632407 Aug 29 12:30:43 PM UTC 24 Aug 29 12:30:47 PM UTC 24 109381618 ps
T56 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/0.spi_device_flash_mode.37015108 Aug 29 12:30:11 PM UTC 24 Aug 29 12:30:47 PM UTC 24 1548455127 ps
T32 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/0.spi_device_tpm_all.3307116715 Aug 29 12:30:09 PM UTC 24 Aug 29 12:30:53 PM UTC 24 1980684169 ps
T57 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/2.spi_device_pass_addr_payload_swap.770737025 Aug 29 12:30:46 PM UTC 24 Aug 29 12:30:54 PM UTC 24 1936003501 ps
T33 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/2.spi_device_tpm_read_hw_reg.219015271 Aug 29 12:30:40 PM UTC 24 Aug 29 12:31:06 PM UTC 24 5082679319 ps
T72 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/2.spi_device_upload.984529232 Aug 29 12:30:54 PM UTC 24 Aug 29 12:31:08 PM UTC 24 2984649937 ps
T59 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/2.spi_device_intercept.1110731620 Aug 29 12:30:48 PM UTC 24 Aug 29 12:31:09 PM UTC 24 1506118889 ps
T61 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/2.spi_device_cfg_cmd.2757680154 Aug 29 12:30:55 PM UTC 24 Aug 29 12:31:11 PM UTC 24 3625627035 ps
T73 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/2.spi_device_read_buffer_direct.2244729816 Aug 29 12:31:08 PM UTC 24 Aug 29 12:31:15 PM UTC 24 346913279 ps
T375 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/4.spi_device_csb_read.3528805595 Aug 29 12:32:13 PM UTC 24 Aug 29 12:32:15 PM UTC 24 51642881 ps
T74 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/2.spi_device_flash_mode.3713902893 Aug 29 12:31:04 PM UTC 24 Aug 29 12:31:17 PM UTC 24 2896599215 ps
T34 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/2.spi_device_tpm_all.2823577199 Aug 29 12:30:41 PM UTC 24 Aug 29 12:31:18 PM UTC 24 9419836106 ps
T62 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/2.spi_device_pass_cmd_filtering.673526570 Aug 29 12:30:45 PM UTC 24 Aug 29 12:31:20 PM UTC 24 88926684942 ps
T75 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/2.spi_device_mailbox.539478016 Aug 29 12:30:48 PM UTC 24 Aug 29 12:31:21 PM UTC 24 3161873141 ps
T24 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/2.spi_device_sec_cm.847951242 Aug 29 12:31:19 PM UTC 24 Aug 29 12:31:21 PM UTC 24 168050526 ps
T96 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/2.spi_device_alert_test.3527622510 Aug 29 12:31:21 PM UTC 24 Aug 29 12:31:23 PM UTC 24 12646871 ps
T376 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/3.spi_device_csb_read.3093365715 Aug 29 12:31:22 PM UTC 24 Aug 29 12:31:24 PM UTC 24 52079252 ps
T46 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/3.spi_device_mem_parity.3375616405 Aug 29 12:31:22 PM UTC 24 Aug 29 12:31:24 PM UTC 24 31878156 ps
T35 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/3.spi_device_tpm_sts_read.2489402557 Aug 29 12:31:25 PM UTC 24 Aug 29 12:31:27 PM UTC 24 137311316 ps
T36 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/3.spi_device_tpm_rw.3302188341 Aug 29 12:31:28 PM UTC 24 Aug 29 12:31:32 PM UTC 24 286936682 ps
T52 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/1.spi_device_flash_and_tpm_min_idle.1742118686 Aug 29 12:30:34 PM UTC 24 Aug 29 12:31:36 PM UTC 24 2059811176 ps
T78 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/0.spi_device_mailbox.3550336523 Aug 29 12:30:11 PM UTC 24 Aug 29 12:31:44 PM UTC 24 81227496119 ps
T79 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/3.spi_device_intercept.4293178380 Aug 29 12:31:39 PM UTC 24 Aug 29 12:31:51 PM UTC 24 9685198414 ps
T80 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/3.spi_device_tpm_read_hw_reg.2944236999 Aug 29 12:31:24 PM UTC 24 Aug 29 12:31:54 PM UTC 24 34594247301 ps
T90 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/3.spi_device_upload.3781892307 Aug 29 12:31:51 PM UTC 24 Aug 29 12:31:55 PM UTC 24 365953123 ps
T91 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/3.spi_device_mailbox.3363216937 Aug 29 12:31:44 PM UTC 24 Aug 29 12:32:00 PM UTC 24 745919375 ps
T53 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/2.spi_device_flash_and_tpm.745130610 Aug 29 12:31:12 PM UTC 24 Aug 29 12:32:01 PM UTC 24 12758829499 ps
T58 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/3.spi_device_pass_cmd_filtering.1392670959 Aug 29 12:31:32 PM UTC 24 Aug 29 12:32:07 PM UTC 24 13069203065 ps
T76 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/3.spi_device_tpm_all.3366585767 Aug 29 12:31:25 PM UTC 24 Aug 29 12:32:08 PM UTC 24 6789338227 ps
T92 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/3.spi_device_read_buffer_direct.2291758228 Aug 29 12:32:01 PM UTC 24 Aug 29 12:32:08 PM UTC 24 199013619 ps
T54 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/2.spi_device_flash_all.1276813540 Aug 29 12:31:10 PM UTC 24 Aug 29 12:32:09 PM UTC 24 4009362046 ps
T377 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/3.spi_device_flash_mode.944098176 Aug 29 12:31:55 PM UTC 24 Aug 29 12:32:12 PM UTC 24 547964820 ps
T25 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/3.spi_device_sec_cm.2198233271 Aug 29 12:32:09 PM UTC 24 Aug 29 12:32:12 PM UTC 24 64929880 ps
T378 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/3.spi_device_alert_test.1676651944 Aug 29 12:32:10 PM UTC 24 Aug 29 12:32:13 PM UTC 24 38216649 ps
T379 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/4.spi_device_mem_parity.2868740933 Aug 29 12:32:13 PM UTC 24 Aug 29 12:32:15 PM UTC 24 51238475 ps
T104 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/4.spi_device_tpm_all.2895982892 Aug 29 12:32:14 PM UTC 24 Aug 29 12:32:33 PM UTC 24 2370005030 ps
T244 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/4.spi_device_flash_mode.1216173385 Aug 29 12:32:33 PM UTC 24 Aug 29 12:32:42 PM UTC 24 1056598404 ps
T270 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/3.spi_device_cfg_cmd.2839229282 Aug 29 12:31:52 PM UTC 24 Aug 29 12:32:18 PM UTC 24 1756023190 ps
T105 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/4.spi_device_tpm_sts_read.3535089998 Aug 29 12:32:16 PM UTC 24 Aug 29 12:32:18 PM UTC 24 190513262 ps
T372 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/4.spi_device_tpm_rw.2509682280 Aug 29 12:32:16 PM UTC 24 Aug 29 12:32:22 PM UTC 24 116903615 ps
T185 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/4.spi_device_mailbox.4097493170 Aug 29 12:32:26 PM UTC 24 Aug 29 12:32:36 PM UTC 24 813313575 ps
T182 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/4.spi_device_pass_cmd_filtering.3288106173 Aug 29 12:32:19 PM UTC 24 Aug 29 12:32:25 PM UTC 24 1109970392 ps
T60 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/4.spi_device_pass_addr_payload_swap.1599057644 Aug 29 12:32:19 PM UTC 24 Aug 29 12:32:26 PM UTC 24 550154293 ps
T63 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/1.spi_device_flash_all.1078413385 Aug 29 12:30:32 PM UTC 24 Aug 29 12:32:26 PM UTC 24 16518254051 ps
T64 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/4.spi_device_cfg_cmd.2578512929 Aug 29 12:32:27 PM UTC 24 Aug 29 12:32:32 PM UTC 24 80596020 ps
T94 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/4.spi_device_intercept.807703090 Aug 29 12:32:23 PM UTC 24 Aug 29 12:32:34 PM UTC 24 1270006451 ps
T65 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/3.spi_device_pass_addr_payload_swap.3369704332 Aug 29 12:31:37 PM UTC 24 Aug 29 12:32:37 PM UTC 24 40143322021 ps
T184 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/4.spi_device_upload.150520473 Aug 29 12:32:26 PM UTC 24 Aug 29 12:32:52 PM UTC 24 15788223179 ps
T156 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/4.spi_device_read_buffer_direct.1884033708 Aug 29 12:32:36 PM UTC 24 Aug 29 12:32:55 PM UTC 24 740476898 ps
T26 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/4.spi_device_sec_cm.2989981114 Aug 29 12:32:53 PM UTC 24 Aug 29 12:32:56 PM UTC 24 322498309 ps
T380 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/4.spi_device_alert_test.674775015 Aug 29 12:32:54 PM UTC 24 Aug 29 12:32:56 PM UTC 24 18172477 ps
T381 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/5.spi_device_csb_read.256495587 Aug 29 12:32:55 PM UTC 24 Aug 29 12:32:57 PM UTC 24 17948813 ps
T77 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/2.spi_device_flash_mode_ignore_cmds.4008011022 Aug 29 12:31:07 PM UTC 24 Aug 29 12:32:59 PM UTC 24 41627989885 ps
T382 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/5.spi_device_mem_parity.3783610159 Aug 29 12:32:56 PM UTC 24 Aug 29 12:32:59 PM UTC 24 57836943 ps
T106 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/5.spi_device_tpm_sts_read.2270735766 Aug 29 12:32:59 PM UTC 24 Aug 29 12:33:01 PM UTC 24 54227830 ps
T373 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/5.spi_device_tpm_rw.1997335594 Aug 29 12:33:00 PM UTC 24 Aug 29 12:33:03 PM UTC 24 376991682 ps
T271 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/5.spi_device_pass_cmd_filtering.2335510563 Aug 29 12:33:00 PM UTC 24 Aug 29 12:33:03 PM UTC 24 398821351 ps
T88 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/3.spi_device_flash_and_tpm_min_idle.167961700 Aug 29 12:32:09 PM UTC 24 Aug 29 12:33:03 PM UTC 24 2176933191 ps
T383 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/5.spi_device_mailbox.2053987915 Aug 29 12:33:04 PM UTC 24 Aug 29 12:33:08 PM UTC 24 299317019 ps
T364 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/4.spi_device_tpm_read_hw_reg.1390433605 Aug 29 12:32:13 PM UTC 24 Aug 29 12:33:08 PM UTC 24 10478983121 ps
T263 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/5.spi_device_intercept.3272605460 Aug 29 12:33:04 PM UTC 24 Aug 29 12:33:11 PM UTC 24 247774200 ps
T201 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/5.spi_device_cfg_cmd.2771731199 Aug 29 12:33:09 PM UTC 24 Aug 29 12:33:12 PM UTC 24 36580164 ps
T89 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/2.spi_device_flash_and_tpm_min_idle.426809939 Aug 29 12:31:15 PM UTC 24 Aug 29 12:33:12 PM UTC 24 14417074287 ps
T49 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/1.spi_device_flash_and_tpm.1832939893 Aug 29 12:30:33 PM UTC 24 Aug 29 12:33:14 PM UTC 24 70061161945 ps
T384 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/5.spi_device_tpm_read_hw_reg.2555338642 Aug 29 12:32:57 PM UTC 24 Aug 29 12:33:16 PM UTC 24 2165925147 ps
T385 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/5.spi_device_flash_mode.1338027742 Aug 29 12:33:09 PM UTC 24 Aug 29 12:33:17 PM UTC 24 193026165 ps
T157 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/5.spi_device_read_buffer_direct.3104300060 Aug 29 12:33:13 PM UTC 24 Aug 29 12:33:20 PM UTC 24 1452008329 ps
T386 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/5.spi_device_alert_test.3264337903 Aug 29 12:33:20 PM UTC 24 Aug 29 12:33:22 PM UTC 24 18539714 ps
T66 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/5.spi_device_upload.2016239044 Aug 29 12:33:04 PM UTC 24 Aug 29 12:33:22 PM UTC 24 8389052115 ps
T387 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/6.spi_device_csb_read.898987882 Aug 29 12:33:21 PM UTC 24 Aug 29 12:33:23 PM UTC 24 86836368 ps
T388 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/6.spi_device_mem_parity.397529174 Aug 29 12:33:23 PM UTC 24 Aug 29 12:33:25 PM UTC 24 48604749 ps
T389 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/6.spi_device_tpm_sts_read.3882700436 Aug 29 12:33:24 PM UTC 24 Aug 29 12:33:26 PM UTC 24 45470473 ps
T390 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/6.spi_device_tpm_rw.2819618339 Aug 29 12:33:26 PM UTC 24 Aug 29 12:33:29 PM UTC 24 71803118 ps
T69 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/5.spi_device_pass_addr_payload_swap.3512343677 Aug 29 12:33:02 PM UTC 24 Aug 29 12:33:33 PM UTC 24 40760850700 ps
T67 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/4.spi_device_flash_all.1011812926 Aug 29 12:32:37 PM UTC 24 Aug 29 12:33:33 PM UTC 24 24025906506 ps
T98 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/3.spi_device_flash_mode_ignore_cmds.3224800021 Aug 29 12:31:56 PM UTC 24 Aug 29 12:33:36 PM UTC 24 8672554865 ps
T391 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/6.spi_device_tpm_read_hw_reg.1356288428 Aug 29 12:33:23 PM UTC 24 Aug 29 12:33:40 PM UTC 24 10472779070 ps
T109 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/5.spi_device_flash_mode_ignore_cmds.476866364 Aug 29 12:33:12 PM UTC 24 Aug 29 12:33:42 PM UTC 24 7054243331 ps
T363 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/6.spi_device_tpm_all.3663262923 Aug 29 12:33:24 PM UTC 24 Aug 29 12:33:43 PM UTC 24 751727277 ps
T118 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/6.spi_device_intercept.4241262852 Aug 29 12:33:34 PM UTC 24 Aug 29 12:33:45 PM UTC 24 1130463951 ps
T286 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/6.spi_device_cfg_cmd.128397776 Aug 29 12:33:41 PM UTC 24 Aug 29 12:33:46 PM UTC 24 307407330 ps
T392 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/6.spi_device_flash_mode_ignore_cmds.817835086 Aug 29 12:33:44 PM UTC 24 Aug 29 12:33:47 PM UTC 24 30417919 ps
T295 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/6.spi_device_pass_cmd_filtering.3848571302 Aug 29 12:33:27 PM UTC 24 Aug 29 12:33:49 PM UTC 24 2700877791 ps
T217 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/6.spi_device_upload.3687713070 Aug 29 12:33:37 PM UTC 24 Aug 29 12:33:49 PM UTC 24 5065131338 ps
T265 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/6.spi_device_flash_mode.2049879916 Aug 29 12:33:43 PM UTC 24 Aug 29 12:33:52 PM UTC 24 4117358293 ps
T393 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/6.spi_device_alert_test.714619469 Aug 29 12:33:49 PM UTC 24 Aug 29 12:33:52 PM UTC 24 48774350 ps
T394 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/7.spi_device_csb_read.2604818947 Aug 29 12:33:50 PM UTC 24 Aug 29 12:33:53 PM UTC 24 16942386 ps
T395 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/7.spi_device_mem_parity.2193105936 Aug 29 12:33:50 PM UTC 24 Aug 29 12:33:53 PM UTC 24 111065554 ps
T396 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/7.spi_device_tpm_sts_read.2166274049 Aug 29 12:33:54 PM UTC 24 Aug 29 12:33:56 PM UTC 24 18518307 ps
T397 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/7.spi_device_tpm_rw.1058200688 Aug 29 12:33:54 PM UTC 24 Aug 29 12:33:57 PM UTC 24 69974035 ps
T183 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/6.spi_device_pass_addr_payload_swap.812499594 Aug 29 12:33:29 PM UTC 24 Aug 29 12:34:00 PM UTC 24 20032771310 ps
T68 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/0.spi_device_flash_mode_ignore_cmds.2176748085 Aug 29 12:30:11 PM UTC 24 Aug 29 12:34:05 PM UTC 24 31349902611 ps
T366 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/7.spi_device_tpm_all.304961353 Aug 29 12:33:53 PM UTC 24 Aug 29 12:34:05 PM UTC 24 23127933570 ps
T179 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/7.spi_device_pass_cmd_filtering.985937773 Aug 29 12:33:57 PM UTC 24 Aug 29 12:34:08 PM UTC 24 617395649 ps
T398 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/7.spi_device_tpm_read_hw_reg.2600523390 Aug 29 12:33:53 PM UTC 24 Aug 29 12:34:08 PM UTC 24 1829115716 ps
T50 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/0.spi_device_flash_and_tpm_min_idle.3395732785 Aug 29 12:30:12 PM UTC 24 Aug 29 12:34:09 PM UTC 24 108762112995 ps
T158 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/6.spi_device_read_buffer_direct.454490713 Aug 29 12:33:44 PM UTC 24 Aug 29 12:34:09 PM UTC 24 1464522980 ps
T399 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/7.spi_device_flash_mode_ignore_cmds.981785578 Aug 29 12:34:08 PM UTC 24 Aug 29 12:34:11 PM UTC 24 52562059 ps
T368 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/5.spi_device_flash_and_tpm.1534455700 Aug 29 12:33:15 PM UTC 24 Aug 29 12:34:13 PM UTC 24 22248984551 ps
T369 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/5.spi_device_tpm_all.1677987363 Aug 29 12:32:57 PM UTC 24 Aug 29 12:34:13 PM UTC 24 33915605539 ps
T215 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/7.spi_device_intercept.2198916961 Aug 29 12:34:01 PM UTC 24 Aug 29 12:34:13 PM UTC 24 566642199 ps
T210 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/7.spi_device_pass_addr_payload_swap.495425574 Aug 29 12:33:58 PM UTC 24 Aug 29 12:34:15 PM UTC 24 4013704477 ps
T400 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/7.spi_device_alert_test.1770486388 Aug 29 12:34:14 PM UTC 24 Aug 29 12:34:16 PM UTC 24 14605117 ps
T320 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/7.spi_device_cfg_cmd.956338218 Aug 29 12:34:07 PM UTC 24 Aug 29 12:34:17 PM UTC 24 1309827792 ps
T255 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/7.spi_device_upload.1802340779 Aug 29 12:34:06 PM UTC 24 Aug 29 12:34:17 PM UTC 24 625832990 ps
T401 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/8.spi_device_csb_read.1458558923 Aug 29 12:34:16 PM UTC 24 Aug 29 12:34:18 PM UTC 24 13555857 ps
T203 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/6.spi_device_mailbox.3907528653 Aug 29 12:33:35 PM UTC 24 Aug 29 12:34:18 PM UTC 24 3060142858 ps
T159 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/7.spi_device_read_buffer_direct.1037399283 Aug 29 12:34:10 PM UTC 24 Aug 29 12:34:19 PM UTC 24 5704214588 ps
T402 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/8.spi_device_mem_parity.1530042396 Aug 29 12:34:17 PM UTC 24 Aug 29 12:34:20 PM UTC 24 114111203 ps
T403 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/8.spi_device_tpm_sts_read.84449002 Aug 29 12:34:19 PM UTC 24 Aug 29 12:34:22 PM UTC 24 39636796 ps
T404 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/8.spi_device_tpm_rw.3525011805 Aug 29 12:34:19 PM UTC 24 Aug 29 12:34:22 PM UTC 24 57119695 ps
T202 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/7.spi_device_flash_all.808961993 Aug 29 12:34:11 PM UTC 24 Aug 29 12:34:29 PM UTC 24 2707547340 ps
T70 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/6.spi_device_flash_all.2325114804 Aug 29 12:33:46 PM UTC 24 Aug 29 12:34:29 PM UTC 24 11962108900 ps
T298 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/8.spi_device_mailbox.170077520 Aug 29 12:34:23 PM UTC 24 Aug 29 12:34:31 PM UTC 24 1075716156 ps
T282 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/8.spi_device_intercept.1247261574 Aug 29 12:34:23 PM UTC 24 Aug 29 12:34:32 PM UTC 24 246315145 ps
T405 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/8.spi_device_tpm_read_hw_reg.3877414205 Aug 29 12:34:17 PM UTC 24 Aug 29 12:34:33 PM UTC 24 11196610520 ps
T71 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/8.spi_device_pass_addr_payload_swap.153600655 Aug 29 12:34:21 PM UTC 24 Aug 29 12:34:34 PM UTC 24 3802007987 ps
T276 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/8.spi_device_cfg_cmd.1250661805 Aug 29 12:34:30 PM UTC 24 Aug 29 12:34:34 PM UTC 24 130262043 ps
T288 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/8.spi_device_upload.4121455848 Aug 29 12:34:30 PM UTC 24 Aug 29 12:34:36 PM UTC 24 2048978442 ps
T406 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/8.spi_device_read_buffer_direct.952979717 Aug 29 12:34:33 PM UTC 24 Aug 29 12:34:38 PM UTC 24 843523393 ps
T407 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/7.spi_device_flash_mode.1096197249 Aug 29 12:34:08 PM UTC 24 Aug 29 12:34:38 PM UTC 24 1270814498 ps
T181 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/6.spi_device_flash_and_tpm_min_idle.1522739716 Aug 29 12:33:47 PM UTC 24 Aug 29 12:34:39 PM UTC 24 1711314605 ps
T408 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/9.spi_device_csb_read.2808842279 Aug 29 12:34:40 PM UTC 24 Aug 29 12:34:42 PM UTC 24 49936239 ps
T409 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/8.spi_device_alert_test.2765970796 Aug 29 12:34:40 PM UTC 24 Aug 29 12:34:42 PM UTC 24 12086773 ps
T410 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/9.spi_device_mem_parity.999765781 Aug 29 12:34:40 PM UTC 24 Aug 29 12:34:42 PM UTC 24 47449603 ps
T411 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/9.spi_device_tpm_sts_read.1798979163 Aug 29 12:34:43 PM UTC 24 Aug 29 12:34:45 PM UTC 24 39184341 ps
T243 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/8.spi_device_flash_mode.2312401570 Aug 29 12:34:32 PM UTC 24 Aug 29 12:34:48 PM UTC 24 716090158 ps
T412 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/9.spi_device_tpm_rw.766648038 Aug 29 12:34:46 PM UTC 24 Aug 29 12:34:48 PM UTC 24 21893941 ps
T93 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/4.spi_device_flash_and_tpm.1412823796 Aug 29 12:32:39 PM UTC 24 Aug 29 12:34:53 PM UTC 24 26882643101 ps
T51 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/4.spi_device_flash_mode_ignore_cmds.3596525502 Aug 29 12:32:34 PM UTC 24 Aug 29 12:34:53 PM UTC 24 20370874227 ps
T248 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/8.spi_device_pass_cmd_filtering.1158959727 Aug 29 12:34:21 PM UTC 24 Aug 29 12:34:56 PM UTC 24 41854528395 ps
T413 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/9.spi_device_tpm_read_hw_reg.256607964 Aug 29 12:34:43 PM UTC 24 Aug 29 12:34:57 PM UTC 24 949498556 ps
T256 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/9.spi_device_pass_cmd_filtering.3427556105 Aug 29 12:34:46 PM UTC 24 Aug 29 12:34:58 PM UTC 24 1320579122 ps
T291 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/9.spi_device_intercept.2779506404 Aug 29 12:34:49 PM UTC 24 Aug 29 12:35:02 PM UTC 24 586166178 ps
T37 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/7.spi_device_stress_all.2855997806 Aug 29 12:34:14 PM UTC 24 Aug 29 12:35:03 PM UTC 24 10756298672 ps
T239 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/9.spi_device_pass_addr_payload_swap.3559943502 Aug 29 12:34:48 PM UTC 24 Aug 29 12:35:03 PM UTC 24 1626472637 ps
T241 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/9.spi_device_upload.4279151952 Aug 29 12:34:54 PM UTC 24 Aug 29 12:35:05 PM UTC 24 2873929425 ps
T414 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/13.spi_device_mem_parity.589981772 Aug 29 12:36:30 PM UTC 24 Aug 29 12:36:33 PM UTC 24 31933191 ps
T99 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/4.spi_device_flash_and_tpm_min_idle.1951799692 Aug 29 12:32:43 PM UTC 24 Aug 29 12:35:05 PM UTC 24 50513864317 ps
T174 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/6.spi_device_flash_and_tpm.2888634701 Aug 29 12:33:47 PM UTC 24 Aug 29 12:35:05 PM UTC 24 30274378951 ps
T359 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/8.spi_device_tpm_all.1327393999 Aug 29 12:34:17 PM UTC 24 Aug 29 12:35:05 PM UTC 24 4334308731 ps
T415 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/9.spi_device_alert_test.1493823716 Aug 29 12:35:06 PM UTC 24 Aug 29 12:35:08 PM UTC 24 13092311 ps
T416 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/10.spi_device_csb_read.3462439472 Aug 29 12:35:06 PM UTC 24 Aug 29 12:35:08 PM UTC 24 17492324 ps
T417 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/9.spi_device_cfg_cmd.2610227746 Aug 29 12:34:57 PM UTC 24 Aug 29 12:35:09 PM UTC 24 12662331251 ps
T176 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/5.spi_device_flash_all.1614966775 Aug 29 12:33:13 PM UTC 24 Aug 29 12:35:10 PM UTC 24 7109425083 ps
T370 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/9.spi_device_tpm_all.2811531540 Aug 29 12:34:43 PM UTC 24 Aug 29 12:35:10 PM UTC 24 7623514093 ps
T418 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/10.spi_device_mem_parity.290679637 Aug 29 12:35:09 PM UTC 24 Aug 29 12:35:12 PM UTC 24 47538304 ps
T419 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/10.spi_device_tpm_all.712025149 Aug 29 12:35:10 PM UTC 24 Aug 29 12:35:13 PM UTC 24 63945088 ps
T420 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/10.spi_device_tpm_sts_read.2518985063 Aug 29 12:35:10 PM UTC 24 Aug 29 12:35:13 PM UTC 24 90171041 ps
T421 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/9.spi_device_read_buffer_direct.1858242856 Aug 29 12:35:03 PM UTC 24 Aug 29 12:35:13 PM UTC 24 1099827535 ps
T422 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/10.spi_device_tpm_rw.2533401042 Aug 29 12:35:12 PM UTC 24 Aug 29 12:35:15 PM UTC 24 168399357 ps
T310 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/10.spi_device_pass_addr_payload_swap.1636736206 Aug 29 12:35:14 PM UTC 24 Aug 29 12:35:17 PM UTC 24 58039210 ps
T351 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/9.spi_device_flash_mode.655888754 Aug 29 12:34:58 PM UTC 24 Aug 29 12:35:18 PM UTC 24 904080007 ps
T208 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/10.spi_device_intercept.3991141833 Aug 29 12:35:14 PM UTC 24 Aug 29 12:35:22 PM UTC 24 507455645 ps
T223 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/10.spi_device_upload.3251616972 Aug 29 12:35:16 PM UTC 24 Aug 29 12:35:26 PM UTC 24 1225456729 ps
T107 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/10.spi_device_cfg_cmd.3598807136 Aug 29 12:35:18 PM UTC 24 Aug 29 12:35:30 PM UTC 24 1143759740 ps
T38 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/6.spi_device_stress_all.3924613487 Aug 29 12:33:49 PM UTC 24 Aug 29 12:35:31 PM UTC 24 10251581739 ps
T173 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/10.spi_device_read_buffer_direct.3950549007 Aug 29 12:35:23 PM UTC 24 Aug 29 12:35:32 PM UTC 24 278065246 ps
T140 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/3.spi_device_flash_and_tpm.2327410992 Aug 29 12:32:08 PM UTC 24 Aug 29 12:35:33 PM UTC 24 24955058624 ps
T141 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/10.spi_device_alert_test.1196435318 Aug 29 12:35:33 PM UTC 24 Aug 29 12:35:35 PM UTC 24 15553485 ps
T142 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/8.spi_device_flash_and_tpm_min_idle.338029397 Aug 29 12:34:35 PM UTC 24 Aug 29 12:35:35 PM UTC 24 7155587227 ps
T143 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/11.spi_device_csb_read.2776650212 Aug 29 12:35:34 PM UTC 24 Aug 29 12:35:36 PM UTC 24 23284280 ps
T144 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/7.spi_device_mailbox.2148534632 Aug 29 12:34:06 PM UTC 24 Aug 29 12:35:37 PM UTC 24 111762031764 ps
T145 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/11.spi_device_mem_parity.3822045822 Aug 29 12:35:36 PM UTC 24 Aug 29 12:35:39 PM UTC 24 23749451 ps
T146 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/10.spi_device_tpm_read_hw_reg.2693071359 Aug 29 12:35:09 PM UTC 24 Aug 29 12:35:40 PM UTC 24 7691097963 ps
T147 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/11.spi_device_tpm_sts_read.3793435530 Aug 29 12:35:38 PM UTC 24 Aug 29 12:35:41 PM UTC 24 493456978 ps
T148 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/8.spi_device_flash_and_tpm.1719973169 Aug 29 12:34:34 PM UTC 24 Aug 29 12:35:42 PM UTC 24 1678446065 ps
T149 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/11.spi_device_tpm_rw.2124585525 Aug 29 12:35:39 PM UTC 24 Aug 29 12:35:42 PM UTC 24 52209238 ps
T268 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/11.spi_device_intercept.16134675 Aug 29 12:35:43 PM UTC 24 Aug 29 12:35:47 PM UTC 24 189415451 ps
T254 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/11.spi_device_pass_addr_payload_swap.3031452752 Aug 29 12:35:41 PM UTC 24 Aug 29 12:35:50 PM UTC 24 3913834971 ps
T423 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/10.spi_device_flash_mode.3705795665 Aug 29 12:35:19 PM UTC 24 Aug 29 12:35:53 PM UTC 24 1247296891 ps
T289 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/10.spi_device_pass_cmd_filtering.2348152220 Aug 29 12:35:13 PM UTC 24 Aug 29 12:35:53 PM UTC 24 65497379265 ps
T316 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/11.spi_device_upload.4051842963 Aug 29 12:35:48 PM UTC 24 Aug 29 12:35:58 PM UTC 24 1260671370 ps
T424 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/11.spi_device_tpm_read_hw_reg.3689477110 Aug 29 12:35:36 PM UTC 24 Aug 29 12:35:58 PM UTC 24 5107717994 ps
T425 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/11.spi_device_cfg_cmd.918601696 Aug 29 12:35:50 PM UTC 24 Aug 29 12:35:58 PM UTC 24 458112105 ps
T426 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/11.spi_device_read_buffer_direct.2050035586 Aug 29 12:35:54 PM UTC 24 Aug 29 12:35:59 PM UTC 24 76660716 ps
T227 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/11.spi_device_pass_cmd_filtering.1341741472 Aug 29 12:35:41 PM UTC 24 Aug 29 12:36:00 PM UTC 24 20024262619 ps
T186 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/11.spi_device_flash_mode.77953759 Aug 29 12:35:51 PM UTC 24 Aug 29 12:36:01 PM UTC 24 702585064 ps
T427 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/11.spi_device_alert_test.1567203808 Aug 29 12:36:00 PM UTC 24 Aug 29 12:36:03 PM UTC 24 11341202 ps
T428 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/11.spi_device_mailbox.1918363502 Aug 29 12:35:43 PM UTC 24 Aug 29 12:36:03 PM UTC 24 2377284569 ps
T180 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/10.spi_device_flash_mode_ignore_cmds.2798296057 Aug 29 12:35:21 PM UTC 24 Aug 29 12:36:03 PM UTC 24 9362660712 ps
T429 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/12.spi_device_csb_read.606686186 Aug 29 12:36:02 PM UTC 24 Aug 29 12:36:03 PM UTC 24 35787418 ps
T430 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/10.spi_device_flash_all.47888548 Aug 29 12:35:27 PM UTC 24 Aug 29 12:36:05 PM UTC 24 11382863722 ps
T431 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/12.spi_device_mem_parity.2921618909 Aug 29 12:36:04 PM UTC 24 Aug 29 12:36:06 PM UTC 24 17267027 ps
T211 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/9.spi_device_mailbox.370405232 Aug 29 12:34:53 PM UTC 24 Aug 29 12:36:06 PM UTC 24 17448377933 ps
T432 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/12.spi_device_tpm_sts_read.636989318 Aug 29 12:36:05 PM UTC 24 Aug 29 12:36:07 PM UTC 24 159605091 ps
T100 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/8.spi_device_flash_all.949474889 Aug 29 12:34:34 PM UTC 24 Aug 29 12:36:09 PM UTC 24 3615642754 ps
T433 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/12.spi_device_tpm_rw.2840938373 Aug 29 12:36:06 PM UTC 24 Aug 29 12:36:09 PM UTC 24 602395160 ps
T434 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/12.spi_device_intercept.4103701751 Aug 29 12:36:08 PM UTC 24 Aug 29 12:36:12 PM UTC 24 102628548 ps
T435 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/12.spi_device_tpm_read_hw_reg.1268421178 Aug 29 12:36:04 PM UTC 24 Aug 29 12:36:13 PM UTC 24 1507515639 ps
T279 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/12.spi_device_pass_cmd_filtering.604059132 Aug 29 12:36:07 PM UTC 24 Aug 29 12:36:16 PM UTC 24 910255582 ps
T318 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/12.spi_device_cfg_cmd.2891664778 Aug 29 12:36:13 PM UTC 24 Aug 29 12:36:18 PM UTC 24 69595522 ps
T290 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/10.spi_device_mailbox.2508231020 Aug 29 12:35:14 PM UTC 24 Aug 29 12:36:18 PM UTC 24 55219384496 ps
T292 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/12.spi_device_upload.3148195222 Aug 29 12:36:10 PM UTC 24 Aug 29 12:36:19 PM UTC 24 2770362153 ps
T436 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/12.spi_device_read_buffer_direct.2648654866 Aug 29 12:36:19 PM UTC 24 Aug 29 12:36:24 PM UTC 24 79967973 ps
T371 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/12.spi_device_tpm_all.4223399146 Aug 29 12:36:04 PM UTC 24 Aug 29 12:36:27 PM UTC 24 1362447860 ps
T302 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/12.spi_device_pass_addr_payload_swap.3691336745 Aug 29 12:36:07 PM UTC 24 Aug 29 12:36:27 PM UTC 24 2776417466 ps
T437 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/12.spi_device_alert_test.835149709 Aug 29 12:36:27 PM UTC 24 Aug 29 12:36:29 PM UTC 24 11347896 ps
T438 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/13.spi_device_csb_read.3630484146 Aug 29 12:36:28 PM UTC 24 Aug 29 12:36:30 PM UTC 24 51557011 ps
T360 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/11.spi_device_tpm_all.1716754982 Aug 29 12:35:37 PM UTC 24 Aug 29 12:36:39 PM UTC 24 20948813331 ps
T439 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/13.spi_device_tpm_read_hw_reg.2163035877 Aug 29 12:36:31 PM UTC 24 Aug 29 12:36:36 PM UTC 24 227303874 ps
T440 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/13.spi_device_tpm_sts_read.3266926000 Aug 29 12:36:37 PM UTC 24 Aug 29 12:36:40 PM UTC 24 282624366 ps
T177 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/0.spi_device_flash_all.3569505658 Aug 29 12:30:12 PM UTC 24 Aug 29 12:36:40 PM UTC 24 41670893507 ps
T237 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/12.spi_device_flash_and_tpm.2459263666 Aug 29 12:36:20 PM UTC 24 Aug 29 12:36:41 PM UTC 24 657247183 ps
T229 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/11.spi_device_flash_all.1278225833 Aug 29 12:35:58 PM UTC 24 Aug 29 12:36:42 PM UTC 24 15878787217 ps
T441 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/13.spi_device_tpm_rw.1534296225 Aug 29 12:36:39 PM UTC 24 Aug 29 12:36:43 PM UTC 24 345795899 ps
T362 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/13.spi_device_tpm_all.2324832174 Aug 29 12:36:33 PM UTC 24 Aug 29 12:36:45 PM UTC 24 1355172358 ps
T253 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/0.spi_device_flash_and_tpm.3888591477 Aug 29 12:30:12 PM UTC 24 Aug 29 12:36:46 PM UTC 24 78926697929 ps
T442 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/13.spi_device_mailbox.1817955828 Aug 29 12:36:43 PM UTC 24 Aug 29 12:36:47 PM UTC 24 181232281 ps
T275 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/13.spi_device_intercept.2952112524 Aug 29 12:36:42 PM UTC 24 Aug 29 12:36:48 PM UTC 24 317402740 ps
T267 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/13.spi_device_pass_cmd_filtering.692733339 Aug 29 12:36:41 PM UTC 24 Aug 29 12:36:49 PM UTC 24 245891352 ps
T319 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/13.spi_device_cfg_cmd.3032970152 Aug 29 12:36:46 PM UTC 24 Aug 29 12:36:51 PM UTC 24 294378549 ps
T443 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/13.spi_device_upload.570942790 Aug 29 12:36:44 PM UTC 24 Aug 29 12:36:51 PM UTC 24 1318759508 ps
T305 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/13.spi_device_pass_addr_payload_swap.3031460929 Aug 29 12:36:41 PM UTC 24 Aug 29 12:36:51 PM UTC 24 4816508091 ps
T444 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/13.spi_device_read_buffer_direct.972352811 Aug 29 12:36:49 PM UTC 24 Aug 29 12:36:56 PM UTC 24 185892173 ps
T39 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/5.spi_device_stress_all.27927263 Aug 29 12:33:18 PM UTC 24 Aug 29 12:36:57 PM UTC 24 53370324413 ps
T445 /workspaces/repo/scratch/os_regression_2024_08_28/spi_device_2p-sim-vcs/coverage/default/9.spi_device_flash_and_tpm.1705776796 Aug 29 12:35:04 PM UTC 24 Aug 29 12:36:58 PM UTC 24 18656691127 ps
0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%