Tests
dashboard | hierarchy | modlist | groups | tests | asserts
Total Coverage Summary 
SCORELINECONDTOGGLEFSMBRANCHASSERTGROUP
99.67 100.00 98.27 100.00 100.00 99.71 99.70 100.00


Total test records in report: 979
tests.html | tests1.html | tests2.html | tests3.html | tests4.html | tests5.html | tests6.html | tests7.html | tests8.html | tests9.html | tests10.html | tests11.html | tests12.html | tests13.html | tests14.html | tests15.html | tests16.html | tests17.html | tests18.html | tests19.html | tests20.html
T260 /workspace/coverage/default/8.sram_ctrl_stress_pipeline.2288089216 Dec 31 01:04:26 PM PST 23 Dec 31 01:09:55 PM PST 23 11420658594 ps
T261 /workspace/coverage/default/34.sram_ctrl_stress_all_with_rand_reset.1101542828 Dec 31 01:05:43 PM PST 23 Dec 31 02:25:58 PM PST 23 6493746335 ps
T262 /workspace/coverage/default/26.sram_ctrl_alert_test.3938784278 Dec 31 01:05:06 PM PST 23 Dec 31 01:05:09 PM PST 23 40033917 ps
T115 /workspace/coverage/default/46.sram_ctrl_lc_escalation.1838619157 Dec 31 01:06:41 PM PST 23 Dec 31 01:08:48 PM PST 23 11375525218 ps
T263 /workspace/coverage/default/15.sram_ctrl_stress_pipeline.653648578 Dec 31 01:04:37 PM PST 23 Dec 31 01:10:38 PM PST 23 23571419858 ps
T264 /workspace/coverage/default/7.sram_ctrl_regwen.541430996 Dec 31 01:04:25 PM PST 23 Dec 31 01:30:28 PM PST 23 4554813714 ps
T265 /workspace/coverage/default/30.sram_ctrl_max_throughput.3432559180 Dec 31 01:05:07 PM PST 23 Dec 31 01:07:35 PM PST 23 3035542533 ps
T266 /workspace/coverage/default/18.sram_ctrl_regwen.3913304365 Dec 31 01:04:59 PM PST 23 Dec 31 01:24:20 PM PST 23 32059647736 ps
T267 /workspace/coverage/default/4.sram_ctrl_regwen.1836636357 Dec 31 01:04:03 PM PST 23 Dec 31 01:23:46 PM PST 23 11657981572 ps
T268 /workspace/coverage/default/1.sram_ctrl_max_throughput.3545467767 Dec 31 01:04:10 PM PST 23 Dec 31 01:06:07 PM PST 23 1569298521 ps
T269 /workspace/coverage/default/0.sram_ctrl_stress_pipeline.4233716901 Dec 31 01:04:27 PM PST 23 Dec 31 01:08:37 PM PST 23 3457647989 ps
T270 /workspace/coverage/default/24.sram_ctrl_bijection.110874697 Dec 31 01:04:56 PM PST 23 Dec 31 01:23:10 PM PST 23 52955744178 ps
T271 /workspace/coverage/default/3.sram_ctrl_partial_access.2537365167 Dec 31 01:03:50 PM PST 23 Dec 31 01:04:21 PM PST 23 741030127 ps
T272 /workspace/coverage/default/36.sram_ctrl_throughput_w_partial_write.563439882 Dec 31 01:05:44 PM PST 23 Dec 31 01:06:16 PM PST 23 5577367087 ps
T273 /workspace/coverage/default/33.sram_ctrl_mem_partial_access.3545918587 Dec 31 01:05:41 PM PST 23 Dec 31 01:07:02 PM PST 23 23780753107 ps
T274 /workspace/coverage/default/28.sram_ctrl_multiple_keys.4171377026 Dec 31 01:05:07 PM PST 23 Dec 31 01:21:24 PM PST 23 93494673038 ps
T275 /workspace/coverage/default/4.sram_ctrl_bijection.67506215 Dec 31 01:04:07 PM PST 23 Dec 31 01:33:23 PM PST 23 276021918208 ps
T276 /workspace/coverage/default/15.sram_ctrl_throughput_w_partial_write.1897070652 Dec 31 01:04:38 PM PST 23 Dec 31 01:07:14 PM PST 23 3007134411 ps
T277 /workspace/coverage/default/40.sram_ctrl_throughput_w_partial_write.880102866 Dec 31 01:06:27 PM PST 23 Dec 31 01:08:44 PM PST 23 890342662 ps
T278 /workspace/coverage/default/10.sram_ctrl_multiple_keys.3008947427 Dec 31 01:04:23 PM PST 23 Dec 31 01:21:48 PM PST 23 22158736878 ps
T279 /workspace/coverage/default/6.sram_ctrl_max_throughput.2628324127 Dec 31 01:03:52 PM PST 23 Dec 31 01:06:39 PM PST 23 2066222920 ps
T280 /workspace/coverage/default/4.sram_ctrl_ram_cfg.1883811464 Dec 31 01:04:01 PM PST 23 Dec 31 01:04:09 PM PST 23 343084122 ps
T281 /workspace/coverage/default/49.sram_ctrl_mem_walk.2678014047 Dec 31 01:06:43 PM PST 23 Dec 31 01:11:00 PM PST 23 3945807864 ps
T282 /workspace/coverage/default/25.sram_ctrl_smoke.1086899563 Dec 31 01:04:59 PM PST 23 Dec 31 01:05:36 PM PST 23 3367727936 ps
T283 /workspace/coverage/default/46.sram_ctrl_ram_cfg.3236246646 Dec 31 01:06:42 PM PST 23 Dec 31 01:07:04 PM PST 23 366506690 ps
T284 /workspace/coverage/default/16.sram_ctrl_bijection.3007765490 Dec 31 01:04:36 PM PST 23 Dec 31 01:26:18 PM PST 23 316618612852 ps
T285 /workspace/coverage/default/36.sram_ctrl_bijection.2079434635 Dec 31 01:05:45 PM PST 23 Dec 31 01:24:43 PM PST 23 66942280091 ps
T286 /workspace/coverage/default/2.sram_ctrl_multiple_keys.128965879 Dec 31 01:04:25 PM PST 23 Dec 31 01:20:29 PM PST 23 18017123644 ps
T287 /workspace/coverage/default/10.sram_ctrl_max_throughput.3636432786 Dec 31 01:04:20 PM PST 23 Dec 31 01:06:18 PM PST 23 1904567738 ps
T288 /workspace/coverage/default/24.sram_ctrl_access_during_key_req.2913966122 Dec 31 01:04:52 PM PST 23 Dec 31 01:25:39 PM PST 23 21518977624 ps
T289 /workspace/coverage/default/47.sram_ctrl_alert_test.3894157669 Dec 31 01:06:42 PM PST 23 Dec 31 01:06:51 PM PST 23 25063668 ps
T290 /workspace/coverage/default/27.sram_ctrl_multiple_keys.2182262859 Dec 31 01:05:31 PM PST 23 Dec 31 01:21:04 PM PST 23 77431201454 ps
T126 /workspace/coverage/default/46.sram_ctrl_executable.2035934843 Dec 31 01:06:27 PM PST 23 Dec 31 01:12:46 PM PST 23 49524662474 ps
T291 /workspace/coverage/default/48.sram_ctrl_partial_access.2594445303 Dec 31 01:06:27 PM PST 23 Dec 31 01:07:45 PM PST 23 4212886178 ps
T292 /workspace/coverage/default/34.sram_ctrl_throughput_w_partial_write.3292759344 Dec 31 01:05:40 PM PST 23 Dec 31 01:06:13 PM PST 23 1398632728 ps
T293 /workspace/coverage/default/42.sram_ctrl_bijection.1527224968 Dec 31 01:06:24 PM PST 23 Dec 31 01:46:54 PM PST 23 150831039150 ps
T294 /workspace/coverage/default/41.sram_ctrl_mem_walk.2932718476 Dec 31 01:06:20 PM PST 23 Dec 31 01:11:12 PM PST 23 98393765044 ps
T295 /workspace/coverage/default/41.sram_ctrl_smoke.4134884680 Dec 31 01:05:47 PM PST 23 Dec 31 01:06:15 PM PST 23 744509046 ps
T296 /workspace/coverage/default/33.sram_ctrl_smoke.3287539563 Dec 31 01:05:44 PM PST 23 Dec 31 01:06:05 PM PST 23 3871934747 ps
T297 /workspace/coverage/default/41.sram_ctrl_multiple_keys.3017886594 Dec 31 01:06:28 PM PST 23 Dec 31 01:16:16 PM PST 23 50982992772 ps
T298 /workspace/coverage/default/19.sram_ctrl_regwen.4198723071 Dec 31 01:04:51 PM PST 23 Dec 31 01:15:46 PM PST 23 17825258049 ps
T26 /workspace/coverage/default/41.sram_ctrl_lc_escalation.15697656 Dec 31 01:06:18 PM PST 23 Dec 31 01:07:29 PM PST 23 7935588229 ps
T299 /workspace/coverage/default/31.sram_ctrl_bijection.3227841981 Dec 31 01:05:09 PM PST 23 Dec 31 01:23:21 PM PST 23 16417328870 ps
T300 /workspace/coverage/default/12.sram_ctrl_stress_all.3188010018 Dec 31 01:04:29 PM PST 23 Dec 31 01:45:43 PM PST 23 199465935546 ps
T301 /workspace/coverage/default/2.sram_ctrl_regwen.2957333510 Dec 31 01:04:28 PM PST 23 Dec 31 01:18:26 PM PST 23 58142610142 ps
T302 /workspace/coverage/default/38.sram_ctrl_partial_access.824466833 Dec 31 01:05:44 PM PST 23 Dec 31 01:06:01 PM PST 23 3111659161 ps
T303 /workspace/coverage/default/13.sram_ctrl_throughput_w_partial_write.419057275 Dec 31 01:04:23 PM PST 23 Dec 31 01:06:01 PM PST 23 3201124965 ps
T304 /workspace/coverage/default/17.sram_ctrl_max_throughput.2506770028 Dec 31 01:04:54 PM PST 23 Dec 31 01:05:29 PM PST 23 3099043475 ps
T305 /workspace/coverage/default/4.sram_ctrl_lc_escalation.515633550 Dec 31 01:04:04 PM PST 23 Dec 31 01:05:37 PM PST 23 8896060008 ps
T306 /workspace/coverage/default/35.sram_ctrl_alert_test.1017778775 Dec 31 01:05:44 PM PST 23 Dec 31 01:05:47 PM PST 23 12656901 ps
T307 /workspace/coverage/default/10.sram_ctrl_lc_escalation.705312266 Dec 31 01:04:39 PM PST 23 Dec 31 01:05:56 PM PST 23 10803567952 ps
T308 /workspace/coverage/default/20.sram_ctrl_alert_test.422165128 Dec 31 01:04:48 PM PST 23 Dec 31 01:04:50 PM PST 23 20254497 ps
T309 /workspace/coverage/default/11.sram_ctrl_multiple_keys.4140640127 Dec 31 01:04:26 PM PST 23 Dec 31 01:24:52 PM PST 23 19868308666 ps
T310 /workspace/coverage/default/47.sram_ctrl_partial_access.2998660946 Dec 31 01:06:44 PM PST 23 Dec 31 01:07:13 PM PST 23 938132267 ps
T311 /workspace/coverage/default/23.sram_ctrl_stress_all_with_rand_reset.352940876 Dec 31 01:04:47 PM PST 23 Dec 31 01:38:16 PM PST 23 2230648930 ps
T312 /workspace/coverage/default/3.sram_ctrl_max_throughput.1713603818 Dec 31 01:04:04 PM PST 23 Dec 31 01:05:29 PM PST 23 794960804 ps
T313 /workspace/coverage/default/38.sram_ctrl_multiple_keys.4285717435 Dec 31 01:05:42 PM PST 23 Dec 31 01:11:00 PM PST 23 3545611873 ps
T314 /workspace/coverage/default/28.sram_ctrl_mem_partial_access.623859983 Dec 31 01:05:12 PM PST 23 Dec 31 01:07:52 PM PST 23 5045615218 ps
T315 /workspace/coverage/default/14.sram_ctrl_throughput_w_partial_write.4212848615 Dec 31 01:04:37 PM PST 23 Dec 31 01:05:14 PM PST 23 1377589361 ps
T316 /workspace/coverage/default/31.sram_ctrl_stress_all_with_rand_reset.156660631 Dec 31 01:05:08 PM PST 23 Dec 31 01:40:36 PM PST 23 2458195687 ps
T317 /workspace/coverage/default/31.sram_ctrl_stress_pipeline.1112814366 Dec 31 01:05:30 PM PST 23 Dec 31 01:12:13 PM PST 23 11510387061 ps
T318 /workspace/coverage/default/27.sram_ctrl_regwen.1001666218 Dec 31 01:05:38 PM PST 23 Dec 31 01:22:40 PM PST 23 25017677205 ps
T319 /workspace/coverage/default/46.sram_ctrl_throughput_w_partial_write.3657400548 Dec 31 01:06:25 PM PST 23 Dec 31 01:08:03 PM PST 23 1591122199 ps
T320 /workspace/coverage/default/15.sram_ctrl_lc_escalation.3191675895 Dec 31 01:04:47 PM PST 23 Dec 31 01:05:14 PM PST 23 4606094563 ps
T127 /workspace/coverage/default/2.sram_ctrl_executable.1939473767 Dec 31 01:04:30 PM PST 23 Dec 31 01:15:08 PM PST 23 24666361820 ps
T321 /workspace/coverage/default/37.sram_ctrl_throughput_w_partial_write.100665017 Dec 31 01:05:46 PM PST 23 Dec 31 01:06:22 PM PST 23 703363649 ps
T322 /workspace/coverage/default/9.sram_ctrl_stress_pipeline.2676136373 Dec 31 01:04:44 PM PST 23 Dec 31 01:09:16 PM PST 23 4475549561 ps
T323 /workspace/coverage/default/43.sram_ctrl_regwen.100298380 Dec 31 01:06:19 PM PST 23 Dec 31 01:17:07 PM PST 23 18183741580 ps
T324 /workspace/coverage/default/9.sram_ctrl_mem_partial_access.2742852309 Dec 31 01:04:22 PM PST 23 Dec 31 01:05:43 PM PST 23 9345921007 ps
T325 /workspace/coverage/default/29.sram_ctrl_bijection.3593361024 Dec 31 01:05:07 PM PST 23 Dec 31 01:22:37 PM PST 23 48123463802 ps
T326 /workspace/coverage/default/43.sram_ctrl_ram_cfg.3381639531 Dec 31 01:06:20 PM PST 23 Dec 31 01:06:29 PM PST 23 1346324890 ps
T327 /workspace/coverage/default/33.sram_ctrl_stress_pipeline.3079003299 Dec 31 01:05:42 PM PST 23 Dec 31 01:10:07 PM PST 23 7463323004 ps
T328 /workspace/coverage/default/37.sram_ctrl_regwen.1405007457 Dec 31 01:05:44 PM PST 23 Dec 31 01:20:53 PM PST 23 6409323313 ps
T329 /workspace/coverage/default/3.sram_ctrl_mem_walk.3398923337 Dec 31 01:04:14 PM PST 23 Dec 31 01:08:57 PM PST 23 13778233327 ps
T330 /workspace/coverage/default/44.sram_ctrl_stress_all_with_rand_reset.587689187 Dec 31 01:06:26 PM PST 23 Dec 31 01:40:25 PM PST 23 2159284977 ps
T331 /workspace/coverage/default/7.sram_ctrl_throughput_w_partial_write.200836116 Dec 31 01:04:03 PM PST 23 Dec 31 01:05:12 PM PST 23 1469354992 ps
T332 /workspace/coverage/default/33.sram_ctrl_access_during_key_req.5756475 Dec 31 01:05:44 PM PST 23 Dec 31 01:27:38 PM PST 23 37761276037 ps
T333 /workspace/coverage/default/16.sram_ctrl_stress_pipeline.2415183545 Dec 31 01:04:37 PM PST 23 Dec 31 01:11:13 PM PST 23 38787457598 ps
T85 /workspace/coverage/default/37.sram_ctrl_mem_partial_access.711605425 Dec 31 01:05:40 PM PST 23 Dec 31 01:06:54 PM PST 23 995239628 ps
T334 /workspace/coverage/default/7.sram_ctrl_alert_test.130967565 Dec 31 01:04:38 PM PST 23 Dec 31 01:04:44 PM PST 23 31590035 ps
T335 /workspace/coverage/default/21.sram_ctrl_access_during_key_req.3629603006 Dec 31 01:04:47 PM PST 23 Dec 31 01:09:47 PM PST 23 4963841592 ps
T336 /workspace/coverage/default/38.sram_ctrl_executable.2451398412 Dec 31 01:05:41 PM PST 23 Dec 31 01:18:07 PM PST 23 48581935001 ps
T337 /workspace/coverage/default/10.sram_ctrl_throughput_w_partial_write.4253659043 Dec 31 01:04:38 PM PST 23 Dec 31 01:05:13 PM PST 23 8484689086 ps
T338 /workspace/coverage/default/11.sram_ctrl_throughput_w_partial_write.570463468 Dec 31 01:04:25 PM PST 23 Dec 31 01:06:50 PM PST 23 774120138 ps
T339 /workspace/coverage/default/18.sram_ctrl_mem_walk.1639565559 Dec 31 01:04:36 PM PST 23 Dec 31 01:07:06 PM PST 23 9341560674 ps
T340 /workspace/coverage/default/39.sram_ctrl_smoke.3840049788 Dec 31 01:05:41 PM PST 23 Dec 31 01:05:56 PM PST 23 5037316374 ps
T341 /workspace/coverage/default/5.sram_ctrl_lc_escalation.2149471632 Dec 31 01:03:53 PM PST 23 Dec 31 01:08:09 PM PST 23 11027202968 ps
T342 /workspace/coverage/default/22.sram_ctrl_bijection.2726749456 Dec 31 01:04:48 PM PST 23 Dec 31 01:16:10 PM PST 23 116039601008 ps
T343 /workspace/coverage/default/13.sram_ctrl_access_during_key_req.531018322 Dec 31 01:04:38 PM PST 23 Dec 31 01:16:01 PM PST 23 14150028358 ps
T344 /workspace/coverage/default/21.sram_ctrl_ram_cfg.3729808813 Dec 31 01:04:56 PM PST 23 Dec 31 01:05:04 PM PST 23 354368338 ps
T345 /workspace/coverage/default/36.sram_ctrl_access_during_key_req.228113272 Dec 31 01:05:48 PM PST 23 Dec 31 01:18:46 PM PST 23 4744628150 ps
T346 /workspace/coverage/default/19.sram_ctrl_bijection.108285201 Dec 31 01:04:53 PM PST 23 Dec 31 01:35:40 PM PST 23 106209383870 ps
T347 /workspace/coverage/default/39.sram_ctrl_executable.2038752890 Dec 31 01:05:40 PM PST 23 Dec 31 01:33:11 PM PST 23 105417978320 ps
T348 /workspace/coverage/default/48.sram_ctrl_stress_all_with_rand_reset.1065907365 Dec 31 01:06:44 PM PST 23 Dec 31 02:25:45 PM PST 23 2114237172 ps
T349 /workspace/coverage/default/7.sram_ctrl_stress_pipeline.3954011560 Dec 31 01:04:18 PM PST 23 Dec 31 01:08:36 PM PST 23 18350883957 ps
T350 /workspace/coverage/default/18.sram_ctrl_max_throughput.1309787876 Dec 31 01:04:50 PM PST 23 Dec 31 01:07:26 PM PST 23 807438777 ps
T351 /workspace/coverage/default/5.sram_ctrl_ram_cfg.422430371 Dec 31 01:04:24 PM PST 23 Dec 31 01:04:39 PM PST 23 347149351 ps
T352 /workspace/coverage/default/22.sram_ctrl_lc_escalation.1869312863 Dec 31 01:04:53 PM PST 23 Dec 31 01:06:24 PM PST 23 15603539951 ps
T353 /workspace/coverage/default/26.sram_ctrl_multiple_keys.3902248649 Dec 31 01:05:29 PM PST 23 Dec 31 01:36:14 PM PST 23 20451492092 ps
T354 /workspace/coverage/default/12.sram_ctrl_regwen.2555843922 Dec 31 01:04:25 PM PST 23 Dec 31 01:21:11 PM PST 23 15626635519 ps
T355 /workspace/coverage/default/19.sram_ctrl_multiple_keys.1733345997 Dec 31 01:04:43 PM PST 23 Dec 31 01:15:50 PM PST 23 16154045959 ps
T356 /workspace/coverage/default/23.sram_ctrl_lc_escalation.3545914004 Dec 31 01:04:57 PM PST 23 Dec 31 01:07:15 PM PST 23 124982240491 ps
T357 /workspace/coverage/default/26.sram_ctrl_max_throughput.2836661654 Dec 31 01:05:04 PM PST 23 Dec 31 01:05:34 PM PST 23 1980055106 ps
T358 /workspace/coverage/default/0.sram_ctrl_mem_partial_access.191723626 Dec 31 01:04:07 PM PST 23 Dec 31 01:06:17 PM PST 23 11916501762 ps
T359 /workspace/coverage/default/24.sram_ctrl_stress_pipeline.2655369233 Dec 31 01:05:14 PM PST 23 Dec 31 01:09:26 PM PST 23 7492483510 ps
T360 /workspace/coverage/default/7.sram_ctrl_max_throughput.637722214 Dec 31 01:04:05 PM PST 23 Dec 31 01:04:42 PM PST 23 8512215267 ps
T361 /workspace/coverage/default/42.sram_ctrl_multiple_keys.1439858432 Dec 31 01:06:26 PM PST 23 Dec 31 01:26:59 PM PST 23 71627455865 ps
T362 /workspace/coverage/default/42.sram_ctrl_throughput_w_partial_write.1978392795 Dec 31 01:06:04 PM PST 23 Dec 31 01:08:52 PM PST 23 1605397449 ps
T363 /workspace/coverage/default/11.sram_ctrl_stress_pipeline.2122676441 Dec 31 01:04:28 PM PST 23 Dec 31 01:08:33 PM PST 23 3721229818 ps
T364 /workspace/coverage/default/32.sram_ctrl_max_throughput.1441150375 Dec 31 01:05:31 PM PST 23 Dec 31 01:07:30 PM PST 23 1176015737 ps
T365 /workspace/coverage/default/46.sram_ctrl_mem_walk.2183199816 Dec 31 01:06:42 PM PST 23 Dec 31 01:11:48 PM PST 23 28657925582 ps
T366 /workspace/coverage/default/2.sram_ctrl_stress_pipeline.1787848456 Dec 31 01:04:15 PM PST 23 Dec 31 01:10:06 PM PST 23 57182059949 ps
T367 /workspace/coverage/default/2.sram_ctrl_stress_all_with_rand_reset.1162066148 Dec 31 01:03:55 PM PST 23 Dec 31 02:10:03 PM PST 23 11224739391 ps
T368 /workspace/coverage/default/39.sram_ctrl_partial_access.544637990 Dec 31 01:05:45 PM PST 23 Dec 31 01:06:17 PM PST 23 773185141 ps
T369 /workspace/coverage/default/49.sram_ctrl_alert_test.1719809700 Dec 31 01:06:48 PM PST 23 Dec 31 01:06:57 PM PST 23 13760857 ps
T370 /workspace/coverage/default/14.sram_ctrl_mem_walk.1877493735 Dec 31 01:04:25 PM PST 23 Dec 31 01:06:30 PM PST 23 32907419549 ps
T371 /workspace/coverage/default/10.sram_ctrl_bijection.4266992198 Dec 31 01:04:19 PM PST 23 Dec 31 01:38:03 PM PST 23 121574467934 ps
T372 /workspace/coverage/default/40.sram_ctrl_regwen.3981265627 Dec 31 01:06:27 PM PST 23 Dec 31 01:11:03 PM PST 23 3826295010 ps
T373 /workspace/coverage/default/10.sram_ctrl_stress_all.1804880124 Dec 31 01:04:25 PM PST 23 Dec 31 02:42:25 PM PST 23 103989089640 ps
T374 /workspace/coverage/default/29.sram_ctrl_stress_all_with_rand_reset.1070193829 Dec 31 01:05:09 PM PST 23 Dec 31 02:22:02 PM PST 23 439838440 ps
T375 /workspace/coverage/default/21.sram_ctrl_mem_walk.2874380653 Dec 31 01:05:12 PM PST 23 Dec 31 01:07:30 PM PST 23 20295774296 ps
T376 /workspace/coverage/default/44.sram_ctrl_ram_cfg.2114290843 Dec 31 01:06:28 PM PST 23 Dec 31 01:06:36 PM PST 23 1348972900 ps
T377 /workspace/coverage/default/2.sram_ctrl_alert_test.809028151 Dec 31 01:04:01 PM PST 23 Dec 31 01:04:03 PM PST 23 26116373 ps
T378 /workspace/coverage/default/32.sram_ctrl_lc_escalation.289196547 Dec 31 01:05:32 PM PST 23 Dec 31 01:06:19 PM PST 23 3656213885 ps
T379 /workspace/coverage/default/14.sram_ctrl_ram_cfg.466463539 Dec 31 01:04:48 PM PST 23 Dec 31 01:04:55 PM PST 23 361421083 ps
T380 /workspace/coverage/default/30.sram_ctrl_partial_access_b2b.2910372063 Dec 31 01:05:08 PM PST 23 Dec 31 01:11:39 PM PST 23 64669623389 ps
T381 /workspace/coverage/default/26.sram_ctrl_executable.3405011723 Dec 31 01:05:31 PM PST 23 Dec 31 01:14:46 PM PST 23 10546980430 ps
T382 /workspace/coverage/default/15.sram_ctrl_access_during_key_req.3418955854 Dec 31 01:04:37 PM PST 23 Dec 31 01:27:52 PM PST 23 7858539376 ps
T383 /workspace/coverage/default/14.sram_ctrl_access_during_key_req.2938234892 Dec 31 01:04:21 PM PST 23 Dec 31 01:22:23 PM PST 23 12140220579 ps
T384 /workspace/coverage/default/19.sram_ctrl_partial_access.862915909 Dec 31 01:04:58 PM PST 23 Dec 31 01:05:13 PM PST 23 791009486 ps
T385 /workspace/coverage/default/31.sram_ctrl_multiple_keys.384810884 Dec 31 01:05:09 PM PST 23 Dec 31 01:14:10 PM PST 23 7025530567 ps
T386 /workspace/coverage/default/25.sram_ctrl_partial_access.3324929091 Dec 31 01:05:10 PM PST 23 Dec 31 01:05:23 PM PST 23 780482700 ps
T387 /workspace/coverage/default/44.sram_ctrl_bijection.1140392611 Dec 31 01:06:04 PM PST 23 Dec 31 01:47:21 PM PST 23 150891707055 ps
T388 /workspace/coverage/default/4.sram_ctrl_smoke.1936590388 Dec 31 01:03:54 PM PST 23 Dec 31 01:04:16 PM PST 23 1589886205 ps
T389 /workspace/coverage/default/20.sram_ctrl_mem_walk.739160195 Dec 31 01:04:41 PM PST 23 Dec 31 01:10:04 PM PST 23 21078919387 ps
T390 /workspace/coverage/default/1.sram_ctrl_regwen.3205216264 Dec 31 01:04:08 PM PST 23 Dec 31 01:29:26 PM PST 23 19843317099 ps
T391 /workspace/coverage/default/11.sram_ctrl_partial_access_b2b.934756139 Dec 31 01:04:24 PM PST 23 Dec 31 01:08:05 PM PST 23 10304286550 ps
T392 /workspace/coverage/default/20.sram_ctrl_executable.3624574819 Dec 31 01:04:48 PM PST 23 Dec 31 01:16:39 PM PST 23 19559035340 ps
T393 /workspace/coverage/default/45.sram_ctrl_stress_pipeline.1283397789 Dec 31 01:06:20 PM PST 23 Dec 31 01:11:56 PM PST 23 39387573975 ps
T394 /workspace/coverage/default/10.sram_ctrl_partial_access_b2b.1429488806 Dec 31 01:04:26 PM PST 23 Dec 31 01:13:20 PM PST 23 20496216565 ps
T395 /workspace/coverage/default/34.sram_ctrl_mem_partial_access.811775967 Dec 31 01:05:42 PM PST 23 Dec 31 01:08:14 PM PST 23 4986192786 ps
T396 /workspace/coverage/default/40.sram_ctrl_smoke.4220321210 Dec 31 01:05:43 PM PST 23 Dec 31 01:06:01 PM PST 23 764157698 ps
T397 /workspace/coverage/default/7.sram_ctrl_mem_walk.2929198931 Dec 31 01:04:01 PM PST 23 Dec 31 01:08:18 PM PST 23 4107582302 ps
T398 /workspace/coverage/default/22.sram_ctrl_mem_partial_access.3682435805 Dec 31 01:04:53 PM PST 23 Dec 31 01:07:34 PM PST 23 30544765210 ps
T399 /workspace/coverage/default/13.sram_ctrl_bijection.1703021864 Dec 31 01:04:33 PM PST 23 Dec 31 01:30:38 PM PST 23 23815100844 ps
T400 /workspace/coverage/default/42.sram_ctrl_stress_all.1993875935 Dec 31 01:06:05 PM PST 23 Dec 31 01:33:31 PM PST 23 28557268630 ps
T401 /workspace/coverage/default/44.sram_ctrl_access_during_key_req.3009496244 Dec 31 01:06:27 PM PST 23 Dec 31 01:31:36 PM PST 23 11353847306 ps
T402 /workspace/coverage/default/47.sram_ctrl_stress_all_with_rand_reset.2782809888 Dec 31 01:06:28 PM PST 23 Dec 31 01:56:46 PM PST 23 1550195992 ps
T403 /workspace/coverage/default/27.sram_ctrl_partial_access.1647858543 Dec 31 01:05:07 PM PST 23 Dec 31 01:06:06 PM PST 23 455285612 ps
T404 /workspace/coverage/default/35.sram_ctrl_multiple_keys.1535472880 Dec 31 01:05:41 PM PST 23 Dec 31 01:21:24 PM PST 23 5919208676 ps
T405 /workspace/coverage/default/20.sram_ctrl_stress_pipeline.1461818789 Dec 31 01:04:53 PM PST 23 Dec 31 01:10:58 PM PST 23 11476719030 ps
T406 /workspace/coverage/default/6.sram_ctrl_throughput_w_partial_write.2763906108 Dec 31 01:03:57 PM PST 23 Dec 31 01:04:42 PM PST 23 2645500140 ps
T407 /workspace/coverage/default/5.sram_ctrl_partial_access.312647026 Dec 31 01:03:59 PM PST 23 Dec 31 01:04:45 PM PST 23 4910344584 ps
T408 /workspace/coverage/default/0.sram_ctrl_throughput_w_partial_write.1692721595 Dec 31 01:04:21 PM PST 23 Dec 31 01:04:56 PM PST 23 739473919 ps
T409 /workspace/coverage/default/31.sram_ctrl_lc_escalation.2546177096 Dec 31 01:05:30 PM PST 23 Dec 31 01:07:32 PM PST 23 39761246969 ps
T410 /workspace/coverage/default/45.sram_ctrl_alert_test.2913716949 Dec 31 01:06:21 PM PST 23 Dec 31 01:06:24 PM PST 23 46964111 ps
T411 /workspace/coverage/default/38.sram_ctrl_bijection.2109459875 Dec 31 01:05:42 PM PST 23 Dec 31 01:33:26 PM PST 23 148055088056 ps
T412 /workspace/coverage/default/37.sram_ctrl_smoke.1929444666 Dec 31 01:05:46 PM PST 23 Dec 31 01:06:25 PM PST 23 946431340 ps
T413 /workspace/coverage/default/40.sram_ctrl_mem_walk.1223882983 Dec 31 01:05:46 PM PST 23 Dec 31 01:07:52 PM PST 23 2046184805 ps
T414 /workspace/coverage/default/42.sram_ctrl_mem_walk.1382673979 Dec 31 01:06:24 PM PST 23 Dec 31 01:11:35 PM PST 23 37269722009 ps
T415 /workspace/coverage/default/32.sram_ctrl_mem_partial_access.3600699664 Dec 31 01:05:40 PM PST 23 Dec 31 01:07:57 PM PST 23 1621367269 ps
T416 /workspace/coverage/default/9.sram_ctrl_access_during_key_req.3721805531 Dec 31 01:04:16 PM PST 23 Dec 31 01:07:56 PM PST 23 4270741410 ps
T417 /workspace/coverage/default/7.sram_ctrl_multiple_keys.1830320382 Dec 31 01:04:05 PM PST 23 Dec 31 01:19:27 PM PST 23 43053314197 ps
T418 /workspace/coverage/default/4.sram_ctrl_multiple_keys.839265826 Dec 31 01:03:49 PM PST 23 Dec 31 01:33:35 PM PST 23 131133633554 ps
T419 /workspace/coverage/default/29.sram_ctrl_mem_partial_access.2300050253 Dec 31 01:05:09 PM PST 23 Dec 31 01:07:50 PM PST 23 10368914723 ps
T420 /workspace/coverage/default/40.sram_ctrl_multiple_keys.124472746 Dec 31 01:05:44 PM PST 23 Dec 31 01:30:00 PM PST 23 38473920671 ps
T421 /workspace/coverage/default/16.sram_ctrl_alert_test.2096903503 Dec 31 01:04:27 PM PST 23 Dec 31 01:04:30 PM PST 23 13627085 ps
T422 /workspace/coverage/default/7.sram_ctrl_smoke.2302033654 Dec 31 01:03:53 PM PST 23 Dec 31 01:04:18 PM PST 23 2105381436 ps
T423 /workspace/coverage/default/33.sram_ctrl_partial_access.3864352726 Dec 31 01:05:33 PM PST 23 Dec 31 01:08:18 PM PST 23 16043304144 ps
T424 /workspace/coverage/default/11.sram_ctrl_ram_cfg.2895892515 Dec 31 01:04:25 PM PST 23 Dec 31 01:04:34 PM PST 23 351591234 ps
T425 /workspace/coverage/default/11.sram_ctrl_stress_all_with_rand_reset.3088861192 Dec 31 01:04:20 PM PST 23 Dec 31 01:50:54 PM PST 23 4474401061 ps
T426 /workspace/coverage/default/41.sram_ctrl_access_during_key_req.485864652 Dec 31 01:06:05 PM PST 23 Dec 31 01:17:41 PM PST 23 30014878399 ps
T427 /workspace/coverage/default/25.sram_ctrl_alert_test.463210605 Dec 31 01:05:25 PM PST 23 Dec 31 01:05:26 PM PST 23 13366601 ps
T428 /workspace/coverage/default/20.sram_ctrl_mem_partial_access.4099979452 Dec 31 01:04:46 PM PST 23 Dec 31 01:06:12 PM PST 23 2510232515 ps
T429 /workspace/coverage/default/18.sram_ctrl_stress_pipeline.4071922649 Dec 31 01:04:58 PM PST 23 Dec 31 01:09:30 PM PST 23 17767800082 ps
T430 /workspace/coverage/default/31.sram_ctrl_mem_partial_access.1173578586 Dec 31 01:05:32 PM PST 23 Dec 31 01:08:06 PM PST 23 4407728080 ps
T431 /workspace/coverage/default/4.sram_ctrl_mem_partial_access.3060744791 Dec 31 01:03:53 PM PST 23 Dec 31 01:06:11 PM PST 23 1612015285 ps
T432 /workspace/coverage/default/0.sram_ctrl_mem_walk.1767546528 Dec 31 01:04:05 PM PST 23 Dec 31 01:08:09 PM PST 23 4114812848 ps
T433 /workspace/coverage/default/30.sram_ctrl_regwen.4111841495 Dec 31 01:05:31 PM PST 23 Dec 31 01:25:19 PM PST 23 15456906035 ps
T434 /workspace/coverage/default/25.sram_ctrl_regwen.403336501 Dec 31 01:05:06 PM PST 23 Dec 31 01:21:30 PM PST 23 6729345714 ps
T435 /workspace/coverage/default/24.sram_ctrl_max_throughput.2305151345 Dec 31 01:04:55 PM PST 23 Dec 31 01:05:27 PM PST 23 1397366399 ps
T436 /workspace/coverage/default/8.sram_ctrl_throughput_w_partial_write.1290901941 Dec 31 01:04:15 PM PST 23 Dec 31 01:05:07 PM PST 23 3277578445 ps
T437 /workspace/coverage/default/32.sram_ctrl_throughput_w_partial_write.892614590 Dec 31 01:05:32 PM PST 23 Dec 31 01:08:34 PM PST 23 785047101 ps
T438 /workspace/coverage/default/7.sram_ctrl_bijection.356126619 Dec 31 01:04:22 PM PST 23 Dec 31 01:33:06 PM PST 23 194187045956 ps
T439 /workspace/coverage/default/25.sram_ctrl_partial_access_b2b.3486041028 Dec 31 01:05:09 PM PST 23 Dec 31 01:09:30 PM PST 23 45112248247 ps
T440 /workspace/coverage/default/36.sram_ctrl_ram_cfg.692760963 Dec 31 01:05:44 PM PST 23 Dec 31 01:05:52 PM PST 23 1344272657 ps
T441 /workspace/coverage/default/22.sram_ctrl_partial_access_b2b.2049169506 Dec 31 01:04:50 PM PST 23 Dec 31 01:12:41 PM PST 23 28294529102 ps
T442 /workspace/coverage/default/31.sram_ctrl_partial_access.11901568 Dec 31 01:05:10 PM PST 23 Dec 31 01:05:31 PM PST 23 10064150200 ps
T443 /workspace/coverage/default/27.sram_ctrl_access_during_key_req.3428166002 Dec 31 01:05:07 PM PST 23 Dec 31 01:08:32 PM PST 23 7990203999 ps
T444 /workspace/coverage/default/24.sram_ctrl_regwen.3115576737 Dec 31 01:04:52 PM PST 23 Dec 31 01:11:38 PM PST 23 16651387387 ps
T445 /workspace/coverage/default/30.sram_ctrl_partial_access.1154807876 Dec 31 01:05:03 PM PST 23 Dec 31 01:05:27 PM PST 23 3669112341 ps
T446 /workspace/coverage/default/33.sram_ctrl_partial_access_b2b.4088718193 Dec 31 01:05:41 PM PST 23 Dec 31 01:11:29 PM PST 23 23901480412 ps
T447 /workspace/coverage/default/16.sram_ctrl_access_during_key_req.2662937369 Dec 31 01:04:34 PM PST 23 Dec 31 01:17:05 PM PST 23 20782864822 ps
T448 /workspace/coverage/default/33.sram_ctrl_max_throughput.2157998417 Dec 31 01:05:42 PM PST 23 Dec 31 01:06:45 PM PST 23 3022915680 ps
T449 /workspace/coverage/default/35.sram_ctrl_stress_all_with_rand_reset.2517177214 Dec 31 01:05:44 PM PST 23 Dec 31 02:23:56 PM PST 23 4886897981 ps
T450 /workspace/coverage/default/12.sram_ctrl_stress_all_with_rand_reset.4272143423 Dec 31 01:04:30 PM PST 23 Dec 31 01:53:07 PM PST 23 235261616 ps
T451 /workspace/coverage/default/45.sram_ctrl_mem_partial_access.3190836017 Dec 31 01:06:43 PM PST 23 Dec 31 01:09:18 PM PST 23 5050151150 ps
T452 /workspace/coverage/default/45.sram_ctrl_ram_cfg.2821000459 Dec 31 01:06:25 PM PST 23 Dec 31 01:06:32 PM PST 23 969520072 ps
T453 /workspace/coverage/default/23.sram_ctrl_partial_access.2708601841 Dec 31 01:04:49 PM PST 23 Dec 31 01:05:32 PM PST 23 5123149913 ps
T454 /workspace/coverage/default/23.sram_ctrl_regwen.3822088223 Dec 31 01:04:49 PM PST 23 Dec 31 01:30:40 PM PST 23 19906457320 ps
T455 /workspace/coverage/default/45.sram_ctrl_mem_walk.549714651 Dec 31 01:06:42 PM PST 23 Dec 31 01:08:55 PM PST 23 7898555315 ps
T22 /workspace/coverage/default/2.sram_ctrl_sec_cm.518891795 Dec 31 01:03:54 PM PST 23 Dec 31 01:03:58 PM PST 23 453668124 ps
T456 /workspace/coverage/default/11.sram_ctrl_max_throughput.1039954596 Dec 31 01:04:21 PM PST 23 Dec 31 01:06:36 PM PST 23 12571066512 ps
T457 /workspace/coverage/default/34.sram_ctrl_stress_pipeline.2670680826 Dec 31 01:05:43 PM PST 23 Dec 31 01:12:13 PM PST 23 10590728405 ps
T458 /workspace/coverage/default/42.sram_ctrl_alert_test.2094561755 Dec 31 01:06:17 PM PST 23 Dec 31 01:06:21 PM PST 23 34643840 ps
T459 /workspace/coverage/default/22.sram_ctrl_partial_access.3399442578 Dec 31 01:04:53 PM PST 23 Dec 31 01:05:58 PM PST 23 837558405 ps
T460 /workspace/coverage/default/3.sram_ctrl_access_during_key_req.255222714 Dec 31 01:03:57 PM PST 23 Dec 31 01:26:09 PM PST 23 33800072034 ps
T461 /workspace/coverage/default/14.sram_ctrl_smoke.1801975257 Dec 31 01:04:26 PM PST 23 Dec 31 01:04:37 PM PST 23 1891521903 ps
T462 /workspace/coverage/default/36.sram_ctrl_lc_escalation.2459264684 Dec 31 01:05:44 PM PST 23 Dec 31 01:06:53 PM PST 23 21760534646 ps
T463 /workspace/coverage/default/43.sram_ctrl_mem_walk.774188634 Dec 31 01:06:16 PM PST 23 Dec 31 01:10:32 PM PST 23 15767188369 ps
T464 /workspace/coverage/default/34.sram_ctrl_lc_escalation.3315560133 Dec 31 01:05:47 PM PST 23 Dec 31 01:06:59 PM PST 23 20899721295 ps
T465 /workspace/coverage/default/35.sram_ctrl_ram_cfg.2663850238 Dec 31 01:05:44 PM PST 23 Dec 31 01:06:00 PM PST 23 350213927 ps
T466 /workspace/coverage/default/14.sram_ctrl_stress_pipeline.3053784112 Dec 31 01:04:40 PM PST 23 Dec 31 01:11:45 PM PST 23 6072667965 ps
T467 /workspace/coverage/default/20.sram_ctrl_bijection.1315834364 Dec 31 01:04:48 PM PST 23 Dec 31 01:24:57 PM PST 23 17387841382 ps
T468 /workspace/coverage/default/31.sram_ctrl_access_during_key_req.855507925 Dec 31 01:05:33 PM PST 23 Dec 31 01:25:19 PM PST 23 65974556455 ps
T469 /workspace/coverage/default/41.sram_ctrl_max_throughput.4092877537 Dec 31 01:06:23 PM PST 23 Dec 31 01:07:23 PM PST 23 769600716 ps
T470 /workspace/coverage/default/0.sram_ctrl_smoke.1398259638 Dec 31 01:03:53 PM PST 23 Dec 31 01:04:32 PM PST 23 789955625 ps
T471 /workspace/coverage/default/42.sram_ctrl_partial_access_b2b.2739493938 Dec 31 01:06:28 PM PST 23 Dec 31 01:13:53 PM PST 23 6985934968 ps
T472 /workspace/coverage/default/3.sram_ctrl_partial_access_b2b.3600766336 Dec 31 01:04:12 PM PST 23 Dec 31 01:08:51 PM PST 23 4623552155 ps
T473 /workspace/coverage/default/15.sram_ctrl_partial_access.4248353347 Dec 31 01:04:34 PM PST 23 Dec 31 01:05:42 PM PST 23 4186689465 ps
T474 /workspace/coverage/default/26.sram_ctrl_mem_walk.167193726 Dec 31 01:05:08 PM PST 23 Dec 31 01:07:08 PM PST 23 7602298000 ps
T475 /workspace/coverage/default/30.sram_ctrl_lc_escalation.526128540 Dec 31 01:05:02 PM PST 23 Dec 31 01:08:52 PM PST 23 54882305143 ps
T476 /workspace/coverage/default/16.sram_ctrl_max_throughput.4150137823 Dec 31 01:04:40 PM PST 23 Dec 31 01:06:40 PM PST 23 790059137 ps
T477 /workspace/coverage/default/13.sram_ctrl_smoke.385402294 Dec 31 01:04:24 PM PST 23 Dec 31 01:04:59 PM PST 23 815430696 ps
T478 /workspace/coverage/default/45.sram_ctrl_access_during_key_req.2195346469 Dec 31 01:06:22 PM PST 23 Dec 31 01:15:44 PM PST 23 9011077277 ps
T479 /workspace/coverage/default/47.sram_ctrl_access_during_key_req.676710852 Dec 31 01:06:43 PM PST 23 Dec 31 01:28:35 PM PST 23 47977375013 ps
T480 /workspace/coverage/default/39.sram_ctrl_alert_test.122923526 Dec 31 01:05:43 PM PST 23 Dec 31 01:05:46 PM PST 23 13070385 ps
T481 /workspace/coverage/default/17.sram_ctrl_lc_escalation.1366542909 Dec 31 01:04:40 PM PST 23 Dec 31 01:06:02 PM PST 23 32666524607 ps
T482 /workspace/coverage/default/2.sram_ctrl_mem_walk.2878538069 Dec 31 01:04:29 PM PST 23 Dec 31 01:09:37 PM PST 23 124875599161 ps
T483 /workspace/coverage/default/30.sram_ctrl_smoke.2746479351 Dec 31 01:05:29 PM PST 23 Dec 31 01:07:26 PM PST 23 2249235190 ps
T484 /workspace/coverage/default/14.sram_ctrl_alert_test.148593827 Dec 31 01:04:38 PM PST 23 Dec 31 01:04:44 PM PST 23 87895607 ps
T485 /workspace/coverage/default/0.sram_ctrl_multiple_keys.997129049 Dec 31 01:04:14 PM PST 23 Dec 31 01:13:26 PM PST 23 56890886488 ps
T486 /workspace/coverage/default/5.sram_ctrl_alert_test.2553671348 Dec 31 01:04:25 PM PST 23 Dec 31 01:04:28 PM PST 23 15517729 ps
T487 /workspace/coverage/default/2.sram_ctrl_partial_access_b2b.1842673625 Dec 31 01:04:30 PM PST 23 Dec 31 01:07:34 PM PST 23 138388204296 ps
T488 /workspace/coverage/default/30.sram_ctrl_throughput_w_partial_write.769727990 Dec 31 01:05:05 PM PST 23 Dec 31 01:06:31 PM PST 23 1575120997 ps
T489 /workspace/coverage/default/8.sram_ctrl_stress_all_with_rand_reset.3378544877 Dec 31 01:04:19 PM PST 23 Dec 31 02:12:00 PM PST 23 2414779672 ps
T490 /workspace/coverage/default/10.sram_ctrl_alert_test.3403327665 Dec 31 01:04:29 PM PST 23 Dec 31 01:04:32 PM PST 23 46793756 ps
T491 /workspace/coverage/default/8.sram_ctrl_mem_walk.650307696 Dec 31 01:04:48 PM PST 23 Dec 31 01:07:29 PM PST 23 38349607221 ps
T492 /workspace/coverage/default/44.sram_ctrl_mem_partial_access.1479878060 Dec 31 01:06:26 PM PST 23 Dec 31 01:07:39 PM PST 23 2366072092 ps
T493 /workspace/coverage/default/44.sram_ctrl_multiple_keys.2952992496 Dec 31 01:06:04 PM PST 23 Dec 31 01:24:52 PM PST 23 79835811958 ps
T494 /workspace/coverage/default/27.sram_ctrl_smoke.3820405723 Dec 31 01:05:06 PM PST 23 Dec 31 01:05:22 PM PST 23 405536238 ps
T495 /workspace/coverage/default/44.sram_ctrl_smoke.2189088882 Dec 31 01:06:27 PM PST 23 Dec 31 01:08:51 PM PST 23 456088444 ps
T496 /workspace/coverage/default/13.sram_ctrl_partial_access.3331255475 Dec 31 01:04:26 PM PST 23 Dec 31 01:05:09 PM PST 23 7570068903 ps
T497 /workspace/coverage/default/19.sram_ctrl_smoke.772761558 Dec 31 01:04:42 PM PST 23 Dec 31 01:04:58 PM PST 23 715352952 ps
T498 /workspace/coverage/default/30.sram_ctrl_multiple_keys.2271842047 Dec 31 01:05:31 PM PST 23 Dec 31 01:39:26 PM PST 23 45486308024 ps
T499 /workspace/coverage/default/40.sram_ctrl_partial_access_b2b.2622172656 Dec 31 01:05:43 PM PST 23 Dec 31 01:14:47 PM PST 23 95910160445 ps
T500 /workspace/coverage/default/14.sram_ctrl_partial_access_b2b.3179542296 Dec 31 01:04:25 PM PST 23 Dec 31 01:08:47 PM PST 23 45635471592 ps
T501 /workspace/coverage/default/25.sram_ctrl_access_during_key_req.1412177269 Dec 31 01:05:05 PM PST 23 Dec 31 01:15:42 PM PST 23 14770680315 ps
T502 /workspace/coverage/default/48.sram_ctrl_mem_walk.3713918954 Dec 31 01:06:44 PM PST 23 Dec 31 01:11:09 PM PST 23 30311168031 ps
T503 /workspace/coverage/default/37.sram_ctrl_partial_access.1970568654 Dec 31 01:05:44 PM PST 23 Dec 31 01:06:05 PM PST 23 1633589174 ps
0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%