Name |
/workspace/coverage/cover_reg_top/0.sram_ctrl_csr_bit_bash.63717851 |
/workspace/coverage/cover_reg_top/0.sram_ctrl_csr_hw_reset.6229872 |
/workspace/coverage/cover_reg_top/0.sram_ctrl_csr_mem_rw_with_rand_reset.3275608353 |
/workspace/coverage/cover_reg_top/0.sram_ctrl_csr_rw.2403511452 |
/workspace/coverage/cover_reg_top/0.sram_ctrl_passthru_mem_tl_intg_err.343942941 |
/workspace/coverage/cover_reg_top/0.sram_ctrl_same_csr_outstanding.2029586975 |
/workspace/coverage/cover_reg_top/0.sram_ctrl_tl_errors.3644593523 |
/workspace/coverage/cover_reg_top/0.sram_ctrl_tl_intg_err.560627960 |
/workspace/coverage/cover_reg_top/1.sram_ctrl_csr_aliasing.1698929515 |
/workspace/coverage/cover_reg_top/1.sram_ctrl_csr_bit_bash.3773701918 |
/workspace/coverage/cover_reg_top/1.sram_ctrl_csr_hw_reset.398120546 |
/workspace/coverage/cover_reg_top/1.sram_ctrl_csr_mem_rw_with_rand_reset.3666796585 |
/workspace/coverage/cover_reg_top/1.sram_ctrl_csr_rw.2473092607 |
/workspace/coverage/cover_reg_top/1.sram_ctrl_passthru_mem_tl_intg_err.1411899020 |
/workspace/coverage/cover_reg_top/1.sram_ctrl_same_csr_outstanding.2353483064 |
/workspace/coverage/cover_reg_top/1.sram_ctrl_tl_errors.2794089058 |
/workspace/coverage/cover_reg_top/10.sram_ctrl_csr_rw.2363368363 |
/workspace/coverage/cover_reg_top/10.sram_ctrl_passthru_mem_tl_intg_err.527534666 |
/workspace/coverage/cover_reg_top/10.sram_ctrl_same_csr_outstanding.4116969627 |
/workspace/coverage/cover_reg_top/10.sram_ctrl_tl_errors.1630263235 |
/workspace/coverage/cover_reg_top/10.sram_ctrl_tl_intg_err.3197369384 |
/workspace/coverage/cover_reg_top/11.sram_ctrl_csr_mem_rw_with_rand_reset.855878840 |
/workspace/coverage/cover_reg_top/11.sram_ctrl_csr_rw.1021368744 |
/workspace/coverage/cover_reg_top/11.sram_ctrl_passthru_mem_tl_intg_err.944006017 |
/workspace/coverage/cover_reg_top/11.sram_ctrl_same_csr_outstanding.1079665348 |
/workspace/coverage/cover_reg_top/11.sram_ctrl_tl_errors.716931300 |
/workspace/coverage/cover_reg_top/11.sram_ctrl_tl_intg_err.740291125 |
/workspace/coverage/cover_reg_top/12.sram_ctrl_csr_mem_rw_with_rand_reset.1781200280 |
/workspace/coverage/cover_reg_top/12.sram_ctrl_csr_rw.1101854271 |
/workspace/coverage/cover_reg_top/12.sram_ctrl_passthru_mem_tl_intg_err.415746590 |
/workspace/coverage/cover_reg_top/12.sram_ctrl_same_csr_outstanding.341343870 |
/workspace/coverage/cover_reg_top/12.sram_ctrl_tl_errors.3411436651 |
/workspace/coverage/cover_reg_top/12.sram_ctrl_tl_intg_err.517539274 |
/workspace/coverage/cover_reg_top/13.sram_ctrl_csr_mem_rw_with_rand_reset.1202450485 |
/workspace/coverage/cover_reg_top/13.sram_ctrl_csr_rw.3391900918 |
/workspace/coverage/cover_reg_top/13.sram_ctrl_passthru_mem_tl_intg_err.2168161253 |
/workspace/coverage/cover_reg_top/13.sram_ctrl_same_csr_outstanding.3619059823 |
/workspace/coverage/cover_reg_top/13.sram_ctrl_tl_errors.133983930 |
/workspace/coverage/cover_reg_top/13.sram_ctrl_tl_intg_err.1903270670 |
/workspace/coverage/cover_reg_top/14.sram_ctrl_csr_mem_rw_with_rand_reset.712308193 |
/workspace/coverage/cover_reg_top/14.sram_ctrl_csr_rw.2042043165 |
/workspace/coverage/cover_reg_top/14.sram_ctrl_passthru_mem_tl_intg_err.907847730 |
/workspace/coverage/cover_reg_top/14.sram_ctrl_same_csr_outstanding.3891411158 |
/workspace/coverage/cover_reg_top/14.sram_ctrl_tl_errors.816304752 |
/workspace/coverage/cover_reg_top/14.sram_ctrl_tl_intg_err.3501422474 |
/workspace/coverage/cover_reg_top/15.sram_ctrl_csr_mem_rw_with_rand_reset.1393342140 |
/workspace/coverage/cover_reg_top/15.sram_ctrl_csr_rw.2928481468 |
/workspace/coverage/cover_reg_top/15.sram_ctrl_passthru_mem_tl_intg_err.2838486959 |
/workspace/coverage/cover_reg_top/15.sram_ctrl_same_csr_outstanding.2215973528 |
/workspace/coverage/cover_reg_top/15.sram_ctrl_tl_errors.2236405537 |
/workspace/coverage/cover_reg_top/15.sram_ctrl_tl_intg_err.2934901669 |
/workspace/coverage/cover_reg_top/16.sram_ctrl_csr_mem_rw_with_rand_reset.1615076882 |
/workspace/coverage/cover_reg_top/16.sram_ctrl_csr_rw.2586479879 |
/workspace/coverage/cover_reg_top/16.sram_ctrl_passthru_mem_tl_intg_err.3739831863 |
/workspace/coverage/cover_reg_top/16.sram_ctrl_same_csr_outstanding.1710518611 |
/workspace/coverage/cover_reg_top/16.sram_ctrl_tl_errors.1660914782 |
/workspace/coverage/cover_reg_top/16.sram_ctrl_tl_intg_err.1159534807 |
/workspace/coverage/cover_reg_top/17.sram_ctrl_csr_mem_rw_with_rand_reset.859196246 |
/workspace/coverage/cover_reg_top/17.sram_ctrl_csr_rw.4185480844 |
/workspace/coverage/cover_reg_top/17.sram_ctrl_passthru_mem_tl_intg_err.787195697 |
/workspace/coverage/cover_reg_top/17.sram_ctrl_same_csr_outstanding.1270524391 |
/workspace/coverage/cover_reg_top/17.sram_ctrl_tl_errors.1129622503 |
/workspace/coverage/cover_reg_top/17.sram_ctrl_tl_intg_err.3525826199 |
/workspace/coverage/cover_reg_top/18.sram_ctrl_csr_mem_rw_with_rand_reset.2359999076 |
/workspace/coverage/cover_reg_top/18.sram_ctrl_csr_rw.1233023002 |
/workspace/coverage/cover_reg_top/18.sram_ctrl_passthru_mem_tl_intg_err.3272034334 |
/workspace/coverage/cover_reg_top/18.sram_ctrl_same_csr_outstanding.3822360309 |
/workspace/coverage/cover_reg_top/18.sram_ctrl_tl_errors.1978850589 |
/workspace/coverage/cover_reg_top/18.sram_ctrl_tl_intg_err.1998451110 |
/workspace/coverage/cover_reg_top/19.sram_ctrl_csr_mem_rw_with_rand_reset.853090455 |
/workspace/coverage/cover_reg_top/19.sram_ctrl_csr_rw.2453004702 |
/workspace/coverage/cover_reg_top/19.sram_ctrl_passthru_mem_tl_intg_err.3129408651 |
/workspace/coverage/cover_reg_top/19.sram_ctrl_same_csr_outstanding.261852625 |
/workspace/coverage/cover_reg_top/19.sram_ctrl_tl_errors.2510173648 |
/workspace/coverage/cover_reg_top/19.sram_ctrl_tl_intg_err.3193137628 |
/workspace/coverage/cover_reg_top/2.sram_ctrl_csr_aliasing.1130432167 |
/workspace/coverage/cover_reg_top/2.sram_ctrl_csr_bit_bash.3000578254 |
/workspace/coverage/cover_reg_top/2.sram_ctrl_csr_hw_reset.2001884520 |
/workspace/coverage/cover_reg_top/2.sram_ctrl_csr_mem_rw_with_rand_reset.4257496961 |
/workspace/coverage/cover_reg_top/2.sram_ctrl_csr_rw.925164534 |
/workspace/coverage/cover_reg_top/2.sram_ctrl_passthru_mem_tl_intg_err.2962592072 |
/workspace/coverage/cover_reg_top/2.sram_ctrl_same_csr_outstanding.2228739706 |
/workspace/coverage/cover_reg_top/2.sram_ctrl_tl_errors.1297009468 |
/workspace/coverage/cover_reg_top/2.sram_ctrl_tl_intg_err.2668191714 |
/workspace/coverage/cover_reg_top/3.sram_ctrl_csr_aliasing.3411721266 |
/workspace/coverage/cover_reg_top/3.sram_ctrl_csr_bit_bash.1663093945 |
/workspace/coverage/cover_reg_top/3.sram_ctrl_csr_hw_reset.3603665577 |
/workspace/coverage/cover_reg_top/3.sram_ctrl_csr_mem_rw_with_rand_reset.1420232448 |
/workspace/coverage/cover_reg_top/3.sram_ctrl_csr_rw.3677373175 |
/workspace/coverage/cover_reg_top/3.sram_ctrl_passthru_mem_tl_intg_err.3135218620 |
/workspace/coverage/cover_reg_top/3.sram_ctrl_same_csr_outstanding.1894697666 |
/workspace/coverage/cover_reg_top/3.sram_ctrl_tl_errors.3696421566 |
/workspace/coverage/cover_reg_top/3.sram_ctrl_tl_intg_err.464546752 |
/workspace/coverage/cover_reg_top/4.sram_ctrl_csr_aliasing.48501555 |
/workspace/coverage/cover_reg_top/4.sram_ctrl_csr_bit_bash.3356704425 |
/workspace/coverage/cover_reg_top/4.sram_ctrl_csr_hw_reset.3334378608 |
/workspace/coverage/cover_reg_top/4.sram_ctrl_csr_mem_rw_with_rand_reset.2244160361 |
/workspace/coverage/cover_reg_top/4.sram_ctrl_csr_rw.3609924168 |
/workspace/coverage/cover_reg_top/4.sram_ctrl_passthru_mem_tl_intg_err.2308372168 |
/workspace/coverage/cover_reg_top/4.sram_ctrl_same_csr_outstanding.3826223746 |
/workspace/coverage/cover_reg_top/4.sram_ctrl_tl_errors.4189222296 |
/workspace/coverage/cover_reg_top/4.sram_ctrl_tl_intg_err.1116277399 |
/workspace/coverage/cover_reg_top/5.sram_ctrl_csr_mem_rw_with_rand_reset.2649211529 |
/workspace/coverage/cover_reg_top/5.sram_ctrl_csr_rw.3530964598 |
/workspace/coverage/cover_reg_top/5.sram_ctrl_passthru_mem_tl_intg_err.1415107959 |
/workspace/coverage/cover_reg_top/5.sram_ctrl_same_csr_outstanding.290727019 |
/workspace/coverage/cover_reg_top/5.sram_ctrl_tl_errors.1427782675 |
/workspace/coverage/cover_reg_top/5.sram_ctrl_tl_intg_err.3733549113 |
/workspace/coverage/cover_reg_top/6.sram_ctrl_csr_mem_rw_with_rand_reset.464190390 |
/workspace/coverage/cover_reg_top/6.sram_ctrl_csr_rw.1418805174 |
/workspace/coverage/cover_reg_top/6.sram_ctrl_passthru_mem_tl_intg_err.3020877586 |
/workspace/coverage/cover_reg_top/6.sram_ctrl_same_csr_outstanding.935357363 |
/workspace/coverage/cover_reg_top/6.sram_ctrl_tl_errors.31442805 |
/workspace/coverage/cover_reg_top/7.sram_ctrl_csr_mem_rw_with_rand_reset.1098617088 |
/workspace/coverage/cover_reg_top/7.sram_ctrl_csr_rw.593139860 |
/workspace/coverage/cover_reg_top/7.sram_ctrl_passthru_mem_tl_intg_err.3747623953 |
/workspace/coverage/cover_reg_top/7.sram_ctrl_same_csr_outstanding.1154335250 |
/workspace/coverage/cover_reg_top/7.sram_ctrl_tl_errors.4096712959 |
/workspace/coverage/cover_reg_top/7.sram_ctrl_tl_intg_err.1621197995 |
/workspace/coverage/cover_reg_top/8.sram_ctrl_csr_mem_rw_with_rand_reset.1274136936 |
/workspace/coverage/cover_reg_top/8.sram_ctrl_csr_rw.3554053657 |
/workspace/coverage/cover_reg_top/8.sram_ctrl_same_csr_outstanding.4222804199 |
/workspace/coverage/cover_reg_top/8.sram_ctrl_tl_errors.2076490308 |
/workspace/coverage/cover_reg_top/9.sram_ctrl_csr_mem_rw_with_rand_reset.613666706 |
/workspace/coverage/cover_reg_top/9.sram_ctrl_csr_rw.1664372521 |
/workspace/coverage/cover_reg_top/9.sram_ctrl_passthru_mem_tl_intg_err.2698107599 |
/workspace/coverage/cover_reg_top/9.sram_ctrl_same_csr_outstanding.3317691894 |
/workspace/coverage/cover_reg_top/9.sram_ctrl_tl_errors.153557280 |
/workspace/coverage/default/0.sram_ctrl_access_during_key_req.1955470390 |
/workspace/coverage/default/0.sram_ctrl_alert_test.383921829 |
/workspace/coverage/default/0.sram_ctrl_bijection.2208646122 |
/workspace/coverage/default/0.sram_ctrl_executable.3153043083 |
/workspace/coverage/default/0.sram_ctrl_max_throughput.1688058161 |
/workspace/coverage/default/0.sram_ctrl_mem_partial_access.3613817657 |
/workspace/coverage/default/0.sram_ctrl_mem_walk.2101285111 |
/workspace/coverage/default/0.sram_ctrl_multiple_keys.1065246475 |
/workspace/coverage/default/0.sram_ctrl_partial_access.1528764046 |
/workspace/coverage/default/0.sram_ctrl_partial_access_b2b.1764842303 |
/workspace/coverage/default/0.sram_ctrl_ram_cfg.844835020 |
/workspace/coverage/default/0.sram_ctrl_smoke.2631827747 |
/workspace/coverage/default/0.sram_ctrl_stress_all.2938787222 |
/workspace/coverage/default/0.sram_ctrl_stress_all_with_rand_reset.170446454 |
/workspace/coverage/default/0.sram_ctrl_stress_pipeline.1230141864 |
/workspace/coverage/default/0.sram_ctrl_throughput_w_partial_write.3156235280 |
/workspace/coverage/default/1.sram_ctrl_access_during_key_req.1622911137 |
/workspace/coverage/default/1.sram_ctrl_alert_test.3680182787 |
/workspace/coverage/default/1.sram_ctrl_bijection.3683673391 |
/workspace/coverage/default/1.sram_ctrl_executable.2552579961 |
/workspace/coverage/default/1.sram_ctrl_max_throughput.1880073017 |
/workspace/coverage/default/1.sram_ctrl_mem_partial_access.876530746 |
/workspace/coverage/default/1.sram_ctrl_mem_walk.2259970462 |
/workspace/coverage/default/1.sram_ctrl_multiple_keys.1727921631 |
/workspace/coverage/default/1.sram_ctrl_partial_access.1485917387 |
/workspace/coverage/default/1.sram_ctrl_partial_access_b2b.4239709931 |
/workspace/coverage/default/1.sram_ctrl_ram_cfg.3073686511 |
/workspace/coverage/default/1.sram_ctrl_regwen.595484178 |
/workspace/coverage/default/1.sram_ctrl_sec_cm.72501594 |
/workspace/coverage/default/1.sram_ctrl_smoke.1481726814 |
/workspace/coverage/default/1.sram_ctrl_stress_all_with_rand_reset.3157129268 |
/workspace/coverage/default/1.sram_ctrl_stress_pipeline.1509760139 |
/workspace/coverage/default/1.sram_ctrl_throughput_w_partial_write.2395868774 |
/workspace/coverage/default/10.sram_ctrl_access_during_key_req.2139634542 |
/workspace/coverage/default/10.sram_ctrl_alert_test.3952957846 |
/workspace/coverage/default/10.sram_ctrl_bijection.4261623510 |
/workspace/coverage/default/10.sram_ctrl_executable.3634531980 |
/workspace/coverage/default/10.sram_ctrl_lc_escalation.3735433778 |
/workspace/coverage/default/10.sram_ctrl_max_throughput.3363660139 |
/workspace/coverage/default/10.sram_ctrl_mem_partial_access.4128153389 |
/workspace/coverage/default/10.sram_ctrl_mem_walk.4284966623 |
/workspace/coverage/default/10.sram_ctrl_multiple_keys.1700958920 |
/workspace/coverage/default/10.sram_ctrl_partial_access.2962748846 |
/workspace/coverage/default/10.sram_ctrl_partial_access_b2b.1888554378 |
/workspace/coverage/default/10.sram_ctrl_ram_cfg.2620532358 |
/workspace/coverage/default/10.sram_ctrl_regwen.3341889831 |
/workspace/coverage/default/10.sram_ctrl_smoke.1797193901 |
/workspace/coverage/default/10.sram_ctrl_stress_all.3079018540 |
/workspace/coverage/default/10.sram_ctrl_stress_all_with_rand_reset.1022164289 |
/workspace/coverage/default/10.sram_ctrl_stress_pipeline.3782685531 |
/workspace/coverage/default/10.sram_ctrl_throughput_w_partial_write.502700146 |
/workspace/coverage/default/11.sram_ctrl_access_during_key_req.1582083038 |
/workspace/coverage/default/11.sram_ctrl_alert_test.2406235463 |
/workspace/coverage/default/11.sram_ctrl_bijection.1291267918 |
/workspace/coverage/default/11.sram_ctrl_executable.1126039536 |
/workspace/coverage/default/11.sram_ctrl_max_throughput.48906448 |
/workspace/coverage/default/11.sram_ctrl_mem_partial_access.3076626176 |
/workspace/coverage/default/11.sram_ctrl_mem_walk.999411212 |
/workspace/coverage/default/11.sram_ctrl_multiple_keys.1519579329 |
/workspace/coverage/default/11.sram_ctrl_partial_access.2270933769 |
/workspace/coverage/default/11.sram_ctrl_partial_access_b2b.984458549 |
/workspace/coverage/default/11.sram_ctrl_ram_cfg.3912209495 |
/workspace/coverage/default/11.sram_ctrl_regwen.4019553326 |
/workspace/coverage/default/11.sram_ctrl_smoke.235711167 |
/workspace/coverage/default/11.sram_ctrl_stress_all.2401535909 |
/workspace/coverage/default/11.sram_ctrl_stress_all_with_rand_reset.421535241 |
/workspace/coverage/default/11.sram_ctrl_stress_pipeline.4212852293 |
/workspace/coverage/default/11.sram_ctrl_throughput_w_partial_write.2893032651 |
/workspace/coverage/default/12.sram_ctrl_access_during_key_req.848590728 |
/workspace/coverage/default/12.sram_ctrl_alert_test.2166226070 |
/workspace/coverage/default/12.sram_ctrl_bijection.2297942794 |
/workspace/coverage/default/12.sram_ctrl_executable.3242272574 |
/workspace/coverage/default/12.sram_ctrl_lc_escalation.2124048638 |
/workspace/coverage/default/12.sram_ctrl_max_throughput.3598853962 |
/workspace/coverage/default/12.sram_ctrl_mem_partial_access.1979528784 |
/workspace/coverage/default/12.sram_ctrl_mem_walk.3268220946 |
/workspace/coverage/default/12.sram_ctrl_multiple_keys.4074057418 |
/workspace/coverage/default/12.sram_ctrl_partial_access.300970750 |
/workspace/coverage/default/12.sram_ctrl_partial_access_b2b.1468012256 |
/workspace/coverage/default/12.sram_ctrl_ram_cfg.3666306119 |
/workspace/coverage/default/12.sram_ctrl_regwen.2920665961 |
/workspace/coverage/default/12.sram_ctrl_smoke.3864563781 |
/workspace/coverage/default/12.sram_ctrl_stress_all.986941034 |
/workspace/coverage/default/12.sram_ctrl_stress_all_with_rand_reset.1934555061 |
/workspace/coverage/default/12.sram_ctrl_stress_pipeline.4231839431 |
/workspace/coverage/default/12.sram_ctrl_throughput_w_partial_write.3108890438 |
/workspace/coverage/default/13.sram_ctrl_access_during_key_req.294819108 |
/workspace/coverage/default/13.sram_ctrl_alert_test.3814542656 |
/workspace/coverage/default/13.sram_ctrl_bijection.3902922329 |
/workspace/coverage/default/13.sram_ctrl_lc_escalation.3993678330 |
/workspace/coverage/default/13.sram_ctrl_max_throughput.910010593 |
/workspace/coverage/default/13.sram_ctrl_mem_partial_access.3551085503 |
/workspace/coverage/default/13.sram_ctrl_mem_walk.1552057528 |
/workspace/coverage/default/13.sram_ctrl_multiple_keys.3101619310 |
/workspace/coverage/default/13.sram_ctrl_partial_access.2242867495 |
/workspace/coverage/default/13.sram_ctrl_partial_access_b2b.493025424 |
/workspace/coverage/default/13.sram_ctrl_ram_cfg.3949347965 |
/workspace/coverage/default/13.sram_ctrl_regwen.4046423030 |
/workspace/coverage/default/13.sram_ctrl_smoke.920743388 |
/workspace/coverage/default/13.sram_ctrl_stress_all_with_rand_reset.872376788 |
/workspace/coverage/default/13.sram_ctrl_stress_pipeline.511622461 |
/workspace/coverage/default/13.sram_ctrl_throughput_w_partial_write.1135424601 |
/workspace/coverage/default/14.sram_ctrl_access_during_key_req.1909556764 |
/workspace/coverage/default/14.sram_ctrl_alert_test.2262801274 |
/workspace/coverage/default/14.sram_ctrl_bijection.1523121080 |
/workspace/coverage/default/14.sram_ctrl_lc_escalation.3580602470 |
/workspace/coverage/default/14.sram_ctrl_max_throughput.2457436206 |
/workspace/coverage/default/14.sram_ctrl_mem_partial_access.183243114 |
/workspace/coverage/default/14.sram_ctrl_mem_walk.3819004438 |
/workspace/coverage/default/14.sram_ctrl_multiple_keys.890065761 |
/workspace/coverage/default/14.sram_ctrl_partial_access.916942123 |
/workspace/coverage/default/14.sram_ctrl_partial_access_b2b.1788917225 |
/workspace/coverage/default/14.sram_ctrl_ram_cfg.2127171806 |
/workspace/coverage/default/14.sram_ctrl_regwen.2396801672 |
/workspace/coverage/default/14.sram_ctrl_smoke.3353382159 |
/workspace/coverage/default/14.sram_ctrl_stress_all_with_rand_reset.899942976 |
/workspace/coverage/default/14.sram_ctrl_stress_pipeline.3825223793 |
/workspace/coverage/default/14.sram_ctrl_throughput_w_partial_write.3657927509 |
/workspace/coverage/default/15.sram_ctrl_access_during_key_req.2389620127 |
/workspace/coverage/default/15.sram_ctrl_alert_test.1492616638 |
/workspace/coverage/default/15.sram_ctrl_bijection.3414048438 |
/workspace/coverage/default/15.sram_ctrl_lc_escalation.3316494723 |
/workspace/coverage/default/15.sram_ctrl_max_throughput.1574149160 |
/workspace/coverage/default/15.sram_ctrl_mem_partial_access.169726717 |
/workspace/coverage/default/15.sram_ctrl_mem_walk.1315169283 |
/workspace/coverage/default/15.sram_ctrl_multiple_keys.3019169565 |
/workspace/coverage/default/15.sram_ctrl_partial_access.3539533000 |
/workspace/coverage/default/15.sram_ctrl_partial_access_b2b.1093341049 |
/workspace/coverage/default/15.sram_ctrl_ram_cfg.297238018 |
/workspace/coverage/default/15.sram_ctrl_regwen.1698082904 |
/workspace/coverage/default/15.sram_ctrl_smoke.4079308190 |
/workspace/coverage/default/15.sram_ctrl_stress_all.933687579 |
/workspace/coverage/default/15.sram_ctrl_stress_all_with_rand_reset.1514007803 |
/workspace/coverage/default/15.sram_ctrl_stress_pipeline.631914239 |
/workspace/coverage/default/15.sram_ctrl_throughput_w_partial_write.429245374 |
/workspace/coverage/default/16.sram_ctrl_access_during_key_req.908440978 |
/workspace/coverage/default/16.sram_ctrl_alert_test.1751733653 |
/workspace/coverage/default/16.sram_ctrl_bijection.3724478593 |
/workspace/coverage/default/16.sram_ctrl_executable.3164697826 |
/workspace/coverage/default/16.sram_ctrl_max_throughput.4139751050 |
/workspace/coverage/default/16.sram_ctrl_mem_walk.2294234435 |
/workspace/coverage/default/16.sram_ctrl_multiple_keys.3900961867 |
/workspace/coverage/default/16.sram_ctrl_partial_access.434178811 |
/workspace/coverage/default/16.sram_ctrl_partial_access_b2b.1467460002 |
/workspace/coverage/default/16.sram_ctrl_ram_cfg.190178381 |
/workspace/coverage/default/16.sram_ctrl_regwen.1492368170 |
/workspace/coverage/default/16.sram_ctrl_smoke.2699306828 |
/workspace/coverage/default/16.sram_ctrl_stress_all.3880051884 |
/workspace/coverage/default/16.sram_ctrl_stress_all_with_rand_reset.2414221595 |
/workspace/coverage/default/16.sram_ctrl_stress_pipeline.1777075111 |
/workspace/coverage/default/16.sram_ctrl_throughput_w_partial_write.992017312 |
/workspace/coverage/default/17.sram_ctrl_alert_test.2446147133 |
/workspace/coverage/default/17.sram_ctrl_bijection.1364690027 |
/workspace/coverage/default/17.sram_ctrl_lc_escalation.1900620247 |
/workspace/coverage/default/17.sram_ctrl_max_throughput.2299414246 |
/workspace/coverage/default/17.sram_ctrl_mem_partial_access.1883624196 |
/workspace/coverage/default/17.sram_ctrl_mem_walk.2117755118 |
/workspace/coverage/default/17.sram_ctrl_multiple_keys.591509887 |
/workspace/coverage/default/17.sram_ctrl_partial_access.699714439 |
/workspace/coverage/default/17.sram_ctrl_partial_access_b2b.874440216 |
/workspace/coverage/default/17.sram_ctrl_ram_cfg.4018941476 |
/workspace/coverage/default/17.sram_ctrl_regwen.2925830915 |
/workspace/coverage/default/17.sram_ctrl_smoke.4209940025 |
/workspace/coverage/default/17.sram_ctrl_stress_all.485889370 |
/workspace/coverage/default/17.sram_ctrl_stress_all_with_rand_reset.165142238 |
/workspace/coverage/default/17.sram_ctrl_stress_pipeline.1113341018 |
/workspace/coverage/default/17.sram_ctrl_throughput_w_partial_write.1163233932 |
/workspace/coverage/default/18.sram_ctrl_access_during_key_req.2884858887 |
/workspace/coverage/default/18.sram_ctrl_alert_test.465195281 |
/workspace/coverage/default/18.sram_ctrl_bijection.2543622360 |
/workspace/coverage/default/18.sram_ctrl_executable.356975981 |
/workspace/coverage/default/18.sram_ctrl_lc_escalation.1160079174 |
/workspace/coverage/default/18.sram_ctrl_max_throughput.1879160256 |
/workspace/coverage/default/18.sram_ctrl_mem_partial_access.4216632882 |
/workspace/coverage/default/18.sram_ctrl_mem_walk.1653860071 |
/workspace/coverage/default/18.sram_ctrl_multiple_keys.130322684 |
/workspace/coverage/default/18.sram_ctrl_partial_access.1096154237 |
/workspace/coverage/default/18.sram_ctrl_partial_access_b2b.3405367593 |
/workspace/coverage/default/18.sram_ctrl_ram_cfg.3444719197 |
/workspace/coverage/default/18.sram_ctrl_regwen.1381323270 |
/workspace/coverage/default/18.sram_ctrl_smoke.948675326 |
/workspace/coverage/default/18.sram_ctrl_stress_all.2391755019 |
/workspace/coverage/default/18.sram_ctrl_stress_all_with_rand_reset.167610304 |
/workspace/coverage/default/18.sram_ctrl_stress_pipeline.1717886336 |
/workspace/coverage/default/18.sram_ctrl_throughput_w_partial_write.1962292912 |
/workspace/coverage/default/19.sram_ctrl_access_during_key_req.3107154016 |
/workspace/coverage/default/19.sram_ctrl_alert_test.3749487622 |
/workspace/coverage/default/19.sram_ctrl_bijection.612295495 |
/workspace/coverage/default/19.sram_ctrl_executable.2411650879 |
/workspace/coverage/default/19.sram_ctrl_lc_escalation.3840335112 |
/workspace/coverage/default/19.sram_ctrl_max_throughput.2640527918 |
/workspace/coverage/default/19.sram_ctrl_mem_partial_access.1252605703 |
/workspace/coverage/default/19.sram_ctrl_mem_walk.2179469562 |
/workspace/coverage/default/19.sram_ctrl_multiple_keys.3418526725 |
/workspace/coverage/default/19.sram_ctrl_partial_access.526981897 |
/workspace/coverage/default/19.sram_ctrl_partial_access_b2b.230376629 |
/workspace/coverage/default/19.sram_ctrl_ram_cfg.2624547727 |
/workspace/coverage/default/19.sram_ctrl_regwen.1146224679 |
/workspace/coverage/default/19.sram_ctrl_smoke.3583552677 |
/workspace/coverage/default/19.sram_ctrl_stress_all.1715161124 |
/workspace/coverage/default/19.sram_ctrl_stress_all_with_rand_reset.4252938750 |
/workspace/coverage/default/19.sram_ctrl_stress_pipeline.2510003959 |
/workspace/coverage/default/19.sram_ctrl_throughput_w_partial_write.2685887408 |
/workspace/coverage/default/2.sram_ctrl_access_during_key_req.1990768176 |
/workspace/coverage/default/2.sram_ctrl_alert_test.1944924574 |
/workspace/coverage/default/2.sram_ctrl_bijection.3967015754 |
/workspace/coverage/default/2.sram_ctrl_lc_escalation.4156793014 |
/workspace/coverage/default/2.sram_ctrl_max_throughput.2780350644 |
/workspace/coverage/default/2.sram_ctrl_mem_partial_access.1839651300 |
/workspace/coverage/default/2.sram_ctrl_mem_walk.2895124838 |
/workspace/coverage/default/2.sram_ctrl_multiple_keys.3592089409 |
/workspace/coverage/default/2.sram_ctrl_partial_access.454036751 |
/workspace/coverage/default/2.sram_ctrl_partial_access_b2b.1594175619 |
/workspace/coverage/default/2.sram_ctrl_regwen.3684084581 |
/workspace/coverage/default/2.sram_ctrl_sec_cm.1776507663 |
/workspace/coverage/default/2.sram_ctrl_smoke.3992813481 |
/workspace/coverage/default/2.sram_ctrl_stress_all.3545930090 |
/workspace/coverage/default/2.sram_ctrl_stress_all_with_rand_reset.1289357118 |
/workspace/coverage/default/2.sram_ctrl_stress_pipeline.2714532439 |
/workspace/coverage/default/2.sram_ctrl_throughput_w_partial_write.3093257043 |
/workspace/coverage/default/20.sram_ctrl_access_during_key_req.1062100387 |
/workspace/coverage/default/20.sram_ctrl_alert_test.94141890 |
/workspace/coverage/default/20.sram_ctrl_bijection.1575186572 |
/workspace/coverage/default/20.sram_ctrl_executable.3060131987 |
/workspace/coverage/default/20.sram_ctrl_lc_escalation.2175350073 |
/workspace/coverage/default/20.sram_ctrl_max_throughput.936061050 |
/workspace/coverage/default/20.sram_ctrl_mem_partial_access.2054131497 |
/workspace/coverage/default/20.sram_ctrl_mem_walk.3018369346 |
/workspace/coverage/default/20.sram_ctrl_multiple_keys.3669221341 |
/workspace/coverage/default/20.sram_ctrl_partial_access.2951499357 |
/workspace/coverage/default/20.sram_ctrl_partial_access_b2b.4102757080 |
/workspace/coverage/default/20.sram_ctrl_ram_cfg.3257148468 |
/workspace/coverage/default/20.sram_ctrl_regwen.662009915 |
/workspace/coverage/default/20.sram_ctrl_smoke.4163582898 |
/workspace/coverage/default/20.sram_ctrl_stress_all_with_rand_reset.1392596850 |
/workspace/coverage/default/20.sram_ctrl_stress_pipeline.566977888 |
/workspace/coverage/default/20.sram_ctrl_throughput_w_partial_write.1203126612 |
/workspace/coverage/default/21.sram_ctrl_access_during_key_req.2040365772 |
/workspace/coverage/default/21.sram_ctrl_alert_test.3111875583 |
/workspace/coverage/default/21.sram_ctrl_bijection.1774060880 |
/workspace/coverage/default/21.sram_ctrl_executable.398582701 |
/workspace/coverage/default/21.sram_ctrl_max_throughput.958135496 |
/workspace/coverage/default/21.sram_ctrl_mem_partial_access.278824008 |
/workspace/coverage/default/21.sram_ctrl_mem_walk.3419028392 |
/workspace/coverage/default/21.sram_ctrl_multiple_keys.3125432455 |
/workspace/coverage/default/21.sram_ctrl_partial_access.1606557667 |
/workspace/coverage/default/21.sram_ctrl_ram_cfg.212154385 |
/workspace/coverage/default/21.sram_ctrl_regwen.1213962861 |
/workspace/coverage/default/21.sram_ctrl_smoke.3633537002 |
/workspace/coverage/default/21.sram_ctrl_stress_all.1153786797 |
/workspace/coverage/default/21.sram_ctrl_stress_all_with_rand_reset.886443544 |
/workspace/coverage/default/21.sram_ctrl_stress_pipeline.1899019102 |
/workspace/coverage/default/21.sram_ctrl_throughput_w_partial_write.2979836339 |
/workspace/coverage/default/22.sram_ctrl_access_during_key_req.3355483628 |
/workspace/coverage/default/22.sram_ctrl_alert_test.1729049564 |
/workspace/coverage/default/22.sram_ctrl_executable.630905950 |
/workspace/coverage/default/22.sram_ctrl_lc_escalation.2122877391 |
/workspace/coverage/default/22.sram_ctrl_max_throughput.1358828382 |
/workspace/coverage/default/22.sram_ctrl_mem_partial_access.2478881325 |
/workspace/coverage/default/22.sram_ctrl_mem_walk.1371288749 |
/workspace/coverage/default/22.sram_ctrl_multiple_keys.304098845 |
/workspace/coverage/default/22.sram_ctrl_partial_access.3739811110 |
/workspace/coverage/default/22.sram_ctrl_partial_access_b2b.976769744 |
/workspace/coverage/default/22.sram_ctrl_ram_cfg.3764235008 |
/workspace/coverage/default/22.sram_ctrl_regwen.944720333 |
/workspace/coverage/default/22.sram_ctrl_smoke.939430403 |
/workspace/coverage/default/22.sram_ctrl_stress_all_with_rand_reset.3615513161 |
/workspace/coverage/default/22.sram_ctrl_stress_pipeline.666332736 |
/workspace/coverage/default/22.sram_ctrl_throughput_w_partial_write.2307724812 |
/workspace/coverage/default/23.sram_ctrl_access_during_key_req.2589258889 |
/workspace/coverage/default/23.sram_ctrl_alert_test.1586755792 |
/workspace/coverage/default/23.sram_ctrl_bijection.484118539 |
/workspace/coverage/default/23.sram_ctrl_executable.4172536138 |
/workspace/coverage/default/23.sram_ctrl_lc_escalation.258189974 |
/workspace/coverage/default/23.sram_ctrl_max_throughput.2677733500 |
/workspace/coverage/default/23.sram_ctrl_mem_partial_access.1815234288 |
/workspace/coverage/default/23.sram_ctrl_mem_walk.474795668 |
/workspace/coverage/default/23.sram_ctrl_multiple_keys.2240535166 |
/workspace/coverage/default/23.sram_ctrl_partial_access.1182336295 |
/workspace/coverage/default/23.sram_ctrl_partial_access_b2b.458887086 |
/workspace/coverage/default/23.sram_ctrl_ram_cfg.2984539552 |
/workspace/coverage/default/23.sram_ctrl_regwen.783710967 |
/workspace/coverage/default/23.sram_ctrl_smoke.2847179620 |
/workspace/coverage/default/23.sram_ctrl_stress_all.1876263640 |
/workspace/coverage/default/23.sram_ctrl_stress_all_with_rand_reset.3730480839 |
/workspace/coverage/default/23.sram_ctrl_stress_pipeline.1945641906 |
/workspace/coverage/default/23.sram_ctrl_throughput_w_partial_write.727008470 |
/workspace/coverage/default/24.sram_ctrl_access_during_key_req.1941209632 |
/workspace/coverage/default/24.sram_ctrl_alert_test.278167313 |
/workspace/coverage/default/24.sram_ctrl_bijection.4016923495 |
/workspace/coverage/default/24.sram_ctrl_executable.3457163793 |
/workspace/coverage/default/24.sram_ctrl_lc_escalation.3790539211 |
/workspace/coverage/default/24.sram_ctrl_max_throughput.2006119294 |
/workspace/coverage/default/24.sram_ctrl_mem_partial_access.84143035 |
/workspace/coverage/default/24.sram_ctrl_mem_walk.23948104 |
/workspace/coverage/default/24.sram_ctrl_multiple_keys.2652490918 |
/workspace/coverage/default/24.sram_ctrl_partial_access.3060912349 |
/workspace/coverage/default/24.sram_ctrl_partial_access_b2b.4018342429 |
/workspace/coverage/default/24.sram_ctrl_ram_cfg.3763703331 |
/workspace/coverage/default/24.sram_ctrl_regwen.3271942896 |
/workspace/coverage/default/24.sram_ctrl_smoke.1469617298 |
/workspace/coverage/default/24.sram_ctrl_stress_all_with_rand_reset.3622092389 |
/workspace/coverage/default/24.sram_ctrl_stress_pipeline.3345096990 |
/workspace/coverage/default/24.sram_ctrl_throughput_w_partial_write.4253608783 |
/workspace/coverage/default/25.sram_ctrl_access_during_key_req.1005657171 |
/workspace/coverage/default/25.sram_ctrl_alert_test.1850504079 |
/workspace/coverage/default/25.sram_ctrl_bijection.633819828 |
/workspace/coverage/default/25.sram_ctrl_executable.387598764 |
/workspace/coverage/default/25.sram_ctrl_lc_escalation.3881839147 |
/workspace/coverage/default/25.sram_ctrl_max_throughput.3834923363 |
/workspace/coverage/default/25.sram_ctrl_mem_partial_access.2659041989 |
/workspace/coverage/default/25.sram_ctrl_mem_walk.3329786563 |
/workspace/coverage/default/25.sram_ctrl_multiple_keys.2084684534 |
/workspace/coverage/default/25.sram_ctrl_partial_access.652905368 |
/workspace/coverage/default/25.sram_ctrl_partial_access_b2b.3260329289 |
/workspace/coverage/default/25.sram_ctrl_ram_cfg.595206659 |
/workspace/coverage/default/25.sram_ctrl_regwen.24971818 |
/workspace/coverage/default/25.sram_ctrl_smoke.1759887816 |
/workspace/coverage/default/25.sram_ctrl_stress_all.298489516 |
/workspace/coverage/default/25.sram_ctrl_stress_all_with_rand_reset.167318831 |
/workspace/coverage/default/25.sram_ctrl_stress_pipeline.1314854919 |
/workspace/coverage/default/25.sram_ctrl_throughput_w_partial_write.106410115 |
/workspace/coverage/default/26.sram_ctrl_access_during_key_req.3439344765 |
/workspace/coverage/default/26.sram_ctrl_bijection.2321311723 |
/workspace/coverage/default/26.sram_ctrl_lc_escalation.3031317198 |
/workspace/coverage/default/26.sram_ctrl_max_throughput.251237369 |
/workspace/coverage/default/26.sram_ctrl_mem_partial_access.813069323 |
/workspace/coverage/default/26.sram_ctrl_mem_walk.2153738923 |
/workspace/coverage/default/26.sram_ctrl_multiple_keys.2461198938 |
/workspace/coverage/default/26.sram_ctrl_partial_access.2440427712 |
/workspace/coverage/default/26.sram_ctrl_partial_access_b2b.3980950910 |
/workspace/coverage/default/26.sram_ctrl_ram_cfg.2052685590 |
/workspace/coverage/default/26.sram_ctrl_regwen.501990632 |
/workspace/coverage/default/26.sram_ctrl_smoke.3472582107 |
/workspace/coverage/default/26.sram_ctrl_stress_all_with_rand_reset.591876536 |
/workspace/coverage/default/26.sram_ctrl_stress_pipeline.4207688246 |
/workspace/coverage/default/26.sram_ctrl_throughput_w_partial_write.2066474105 |
/workspace/coverage/default/27.sram_ctrl_access_during_key_req.48429264 |
/workspace/coverage/default/27.sram_ctrl_alert_test.3385468921 |
/workspace/coverage/default/27.sram_ctrl_bijection.106604547 |
/workspace/coverage/default/27.sram_ctrl_executable.3043236668 |
/workspace/coverage/default/27.sram_ctrl_max_throughput.2596769042 |
/workspace/coverage/default/27.sram_ctrl_mem_partial_access.483084988 |
/workspace/coverage/default/27.sram_ctrl_mem_walk.2730720606 |
/workspace/coverage/default/27.sram_ctrl_multiple_keys.2886921973 |
/workspace/coverage/default/27.sram_ctrl_partial_access.2683581596 |
/workspace/coverage/default/27.sram_ctrl_partial_access_b2b.1787570575 |
/workspace/coverage/default/27.sram_ctrl_ram_cfg.3540158323 |
/workspace/coverage/default/27.sram_ctrl_regwen.3732522756 |
/workspace/coverage/default/27.sram_ctrl_smoke.1369411567 |
/workspace/coverage/default/27.sram_ctrl_stress_all.3614445196 |
/workspace/coverage/default/27.sram_ctrl_stress_all_with_rand_reset.2504828028 |
/workspace/coverage/default/27.sram_ctrl_stress_pipeline.1955765303 |
/workspace/coverage/default/27.sram_ctrl_throughput_w_partial_write.3824840943 |
/workspace/coverage/default/28.sram_ctrl_access_during_key_req.786770278 |
/workspace/coverage/default/28.sram_ctrl_alert_test.1164734470 |
/workspace/coverage/default/28.sram_ctrl_bijection.2086670703 |
/workspace/coverage/default/28.sram_ctrl_max_throughput.2668464107 |
/workspace/coverage/default/28.sram_ctrl_mem_partial_access.524439996 |
/workspace/coverage/default/28.sram_ctrl_mem_walk.347338544 |
/workspace/coverage/default/28.sram_ctrl_multiple_keys.1391154750 |
/workspace/coverage/default/28.sram_ctrl_partial_access.429168525 |
/workspace/coverage/default/28.sram_ctrl_partial_access_b2b.2660488783 |
/workspace/coverage/default/28.sram_ctrl_ram_cfg.3018953408 |
/workspace/coverage/default/28.sram_ctrl_regwen.1546811334 |
/workspace/coverage/default/28.sram_ctrl_smoke.1405107629 |
/workspace/coverage/default/28.sram_ctrl_stress_all_with_rand_reset.2368809299 |
/workspace/coverage/default/28.sram_ctrl_stress_pipeline.703323756 |
/workspace/coverage/default/28.sram_ctrl_throughput_w_partial_write.586925407 |
/workspace/coverage/default/29.sram_ctrl_access_during_key_req.415911865 |
/workspace/coverage/default/29.sram_ctrl_alert_test.4175836123 |
/workspace/coverage/default/29.sram_ctrl_bijection.3354943718 |
/workspace/coverage/default/29.sram_ctrl_executable.1878745261 |
/workspace/coverage/default/29.sram_ctrl_lc_escalation.156832464 |
/workspace/coverage/default/29.sram_ctrl_max_throughput.1262955537 |
/workspace/coverage/default/29.sram_ctrl_mem_partial_access.4290660095 |
/workspace/coverage/default/29.sram_ctrl_mem_walk.2251433399 |
/workspace/coverage/default/29.sram_ctrl_multiple_keys.2927350998 |
/workspace/coverage/default/29.sram_ctrl_partial_access.1757029195 |
/workspace/coverage/default/29.sram_ctrl_ram_cfg.569454194 |
/workspace/coverage/default/29.sram_ctrl_regwen.2132820266 |
/workspace/coverage/default/29.sram_ctrl_smoke.1315342530 |
/workspace/coverage/default/29.sram_ctrl_stress_pipeline.4052991478 |
/workspace/coverage/default/29.sram_ctrl_throughput_w_partial_write.1094081920 |
/workspace/coverage/default/3.sram_ctrl_access_during_key_req.3957776847 |
/workspace/coverage/default/3.sram_ctrl_alert_test.2166954920 |
/workspace/coverage/default/3.sram_ctrl_bijection.2152576117 |
/workspace/coverage/default/3.sram_ctrl_executable.2041723851 |
/workspace/coverage/default/3.sram_ctrl_max_throughput.658380781 |
/workspace/coverage/default/3.sram_ctrl_mem_partial_access.235468218 |
/workspace/coverage/default/3.sram_ctrl_mem_walk.842795187 |
/workspace/coverage/default/3.sram_ctrl_multiple_keys.3816087927 |
/workspace/coverage/default/3.sram_ctrl_partial_access.2590895415 |
/workspace/coverage/default/3.sram_ctrl_partial_access_b2b.1190114786 |
/workspace/coverage/default/3.sram_ctrl_ram_cfg.3287854896 |
/workspace/coverage/default/3.sram_ctrl_regwen.1411389218 |
/workspace/coverage/default/3.sram_ctrl_sec_cm.2328294021 |
/workspace/coverage/default/3.sram_ctrl_smoke.2910906014 |
/workspace/coverage/default/3.sram_ctrl_stress_all.3519265984 |
/workspace/coverage/default/3.sram_ctrl_stress_all_with_rand_reset.1754531085 |
/workspace/coverage/default/3.sram_ctrl_stress_pipeline.2434647539 |
/workspace/coverage/default/3.sram_ctrl_throughput_w_partial_write.709712565 |
/workspace/coverage/default/30.sram_ctrl_access_during_key_req.2332825405 |
/workspace/coverage/default/30.sram_ctrl_alert_test.2474951804 |
/workspace/coverage/default/30.sram_ctrl_bijection.3537284763 |
/workspace/coverage/default/30.sram_ctrl_executable.3663128900 |
/workspace/coverage/default/30.sram_ctrl_lc_escalation.4008574309 |
/workspace/coverage/default/30.sram_ctrl_max_throughput.1302415387 |
/workspace/coverage/default/30.sram_ctrl_mem_partial_access.145620826 |
/workspace/coverage/default/30.sram_ctrl_mem_walk.3686548857 |
/workspace/coverage/default/30.sram_ctrl_multiple_keys.1102337447 |
/workspace/coverage/default/30.sram_ctrl_partial_access.601019795 |
/workspace/coverage/default/30.sram_ctrl_partial_access_b2b.3384437081 |
/workspace/coverage/default/30.sram_ctrl_ram_cfg.2205300156 |
/workspace/coverage/default/30.sram_ctrl_regwen.4082768013 |
/workspace/coverage/default/30.sram_ctrl_smoke.3460523527 |
/workspace/coverage/default/30.sram_ctrl_stress_all_with_rand_reset.726685533 |
/workspace/coverage/default/30.sram_ctrl_stress_pipeline.3694142456 |
/workspace/coverage/default/30.sram_ctrl_throughput_w_partial_write.2902573157 |
/workspace/coverage/default/31.sram_ctrl_access_during_key_req.2334161912 |
/workspace/coverage/default/31.sram_ctrl_alert_test.1008571920 |
/workspace/coverage/default/31.sram_ctrl_bijection.1759453397 |
/workspace/coverage/default/31.sram_ctrl_max_throughput.294456790 |
/workspace/coverage/default/31.sram_ctrl_mem_partial_access.2944185531 |
/workspace/coverage/default/31.sram_ctrl_mem_walk.1342159208 |
/workspace/coverage/default/31.sram_ctrl_multiple_keys.3167247031 |
/workspace/coverage/default/31.sram_ctrl_partial_access.1733565007 |
/workspace/coverage/default/31.sram_ctrl_partial_access_b2b.1325105903 |
/workspace/coverage/default/31.sram_ctrl_ram_cfg.259660668 |
/workspace/coverage/default/31.sram_ctrl_regwen.2663606176 |
/workspace/coverage/default/31.sram_ctrl_smoke.2999438002 |
/workspace/coverage/default/31.sram_ctrl_stress_all.803643354 |
/workspace/coverage/default/31.sram_ctrl_stress_all_with_rand_reset.2336857302 |
/workspace/coverage/default/31.sram_ctrl_stress_pipeline.1150167952 |
/workspace/coverage/default/31.sram_ctrl_throughput_w_partial_write.1024737005 |
/workspace/coverage/default/32.sram_ctrl_access_during_key_req.3038507224 |
/workspace/coverage/default/32.sram_ctrl_alert_test.559172919 |
/workspace/coverage/default/32.sram_ctrl_bijection.1160514137 |
/workspace/coverage/default/32.sram_ctrl_max_throughput.1160042183 |
/workspace/coverage/default/32.sram_ctrl_mem_partial_access.3067446075 |
/workspace/coverage/default/32.sram_ctrl_mem_walk.3017946602 |
/workspace/coverage/default/32.sram_ctrl_multiple_keys.95724961 |
/workspace/coverage/default/32.sram_ctrl_partial_access.2685782540 |
/workspace/coverage/default/32.sram_ctrl_partial_access_b2b.785869347 |
/workspace/coverage/default/32.sram_ctrl_ram_cfg.3223891261 |
/workspace/coverage/default/32.sram_ctrl_smoke.384022845 |
/workspace/coverage/default/32.sram_ctrl_stress_all.1328918495 |
/workspace/coverage/default/32.sram_ctrl_stress_all_with_rand_reset.1649691631 |
/workspace/coverage/default/32.sram_ctrl_stress_pipeline.433758178 |
/workspace/coverage/default/32.sram_ctrl_throughput_w_partial_write.3148637783 |
/workspace/coverage/default/33.sram_ctrl_access_during_key_req.3262309898 |
/workspace/coverage/default/33.sram_ctrl_alert_test.1299466387 |
/workspace/coverage/default/33.sram_ctrl_bijection.3464058943 |
/workspace/coverage/default/33.sram_ctrl_executable.3489846263 |
/workspace/coverage/default/33.sram_ctrl_lc_escalation.2653150876 |
/workspace/coverage/default/33.sram_ctrl_max_throughput.224365006 |
/workspace/coverage/default/33.sram_ctrl_mem_partial_access.1659357446 |
/workspace/coverage/default/33.sram_ctrl_mem_walk.211799299 |
/workspace/coverage/default/33.sram_ctrl_multiple_keys.1040275879 |
/workspace/coverage/default/33.sram_ctrl_partial_access.4202241908 |
/workspace/coverage/default/33.sram_ctrl_partial_access_b2b.755676759 |
/workspace/coverage/default/33.sram_ctrl_ram_cfg.1533104222 |
/workspace/coverage/default/33.sram_ctrl_regwen.3162855610 |
/workspace/coverage/default/33.sram_ctrl_smoke.103048675 |
/workspace/coverage/default/33.sram_ctrl_stress_all.1943276327 |
/workspace/coverage/default/33.sram_ctrl_stress_all_with_rand_reset.807633434 |
/workspace/coverage/default/33.sram_ctrl_stress_pipeline.4049887194 |
/workspace/coverage/default/33.sram_ctrl_throughput_w_partial_write.3133620855 |
/workspace/coverage/default/34.sram_ctrl_access_during_key_req.2263675217 |
/workspace/coverage/default/34.sram_ctrl_alert_test.4199380437 |
/workspace/coverage/default/34.sram_ctrl_bijection.1907126103 |
/workspace/coverage/default/34.sram_ctrl_executable.4188652687 |
/workspace/coverage/default/34.sram_ctrl_lc_escalation.1949342135 |
/workspace/coverage/default/34.sram_ctrl_max_throughput.3550861062 |
/workspace/coverage/default/34.sram_ctrl_mem_partial_access.3845798936 |
/workspace/coverage/default/34.sram_ctrl_mem_walk.2457326012 |
/workspace/coverage/default/34.sram_ctrl_multiple_keys.1690046473 |
/workspace/coverage/default/34.sram_ctrl_partial_access.678251348 |
/workspace/coverage/default/34.sram_ctrl_partial_access_b2b.280825945 |
/workspace/coverage/default/34.sram_ctrl_ram_cfg.1579038170 |
/workspace/coverage/default/34.sram_ctrl_regwen.555651694 |
/workspace/coverage/default/34.sram_ctrl_smoke.3418001120 |
/workspace/coverage/default/34.sram_ctrl_stress_all.2205411210 |
/workspace/coverage/default/34.sram_ctrl_stress_all_with_rand_reset.2123810562 |
/workspace/coverage/default/34.sram_ctrl_stress_pipeline.4081930226 |
/workspace/coverage/default/34.sram_ctrl_throughput_w_partial_write.2262668118 |
/workspace/coverage/default/35.sram_ctrl_access_during_key_req.1990817016 |
/workspace/coverage/default/35.sram_ctrl_alert_test.2661975303 |
/workspace/coverage/default/35.sram_ctrl_bijection.77432878 |
/workspace/coverage/default/35.sram_ctrl_executable.3712383114 |
/workspace/coverage/default/35.sram_ctrl_lc_escalation.3936300779 |
/workspace/coverage/default/35.sram_ctrl_max_throughput.365110245 |
/workspace/coverage/default/35.sram_ctrl_mem_partial_access.578144719 |
/workspace/coverage/default/35.sram_ctrl_mem_walk.157920312 |
/workspace/coverage/default/35.sram_ctrl_multiple_keys.605002308 |
/workspace/coverage/default/35.sram_ctrl_partial_access.3404895212 |
/workspace/coverage/default/35.sram_ctrl_partial_access_b2b.4131127700 |
/workspace/coverage/default/35.sram_ctrl_ram_cfg.3573091754 |
/workspace/coverage/default/35.sram_ctrl_regwen.64855845 |
/workspace/coverage/default/35.sram_ctrl_smoke.1696756692 |
/workspace/coverage/default/35.sram_ctrl_stress_all.3890410298 |
/workspace/coverage/default/35.sram_ctrl_stress_all_with_rand_reset.2816600787 |
/workspace/coverage/default/35.sram_ctrl_stress_pipeline.2288447924 |
/workspace/coverage/default/35.sram_ctrl_throughput_w_partial_write.3218367551 |
/workspace/coverage/default/36.sram_ctrl_access_during_key_req.3468598106 |
/workspace/coverage/default/36.sram_ctrl_alert_test.930703018 |
/workspace/coverage/default/36.sram_ctrl_bijection.2579419583 |
/workspace/coverage/default/36.sram_ctrl_lc_escalation.1728165921 |
/workspace/coverage/default/36.sram_ctrl_max_throughput.1478009348 |
/workspace/coverage/default/36.sram_ctrl_mem_partial_access.1668687298 |
/workspace/coverage/default/36.sram_ctrl_mem_walk.1553993958 |
/workspace/coverage/default/36.sram_ctrl_multiple_keys.2308819429 |
/workspace/coverage/default/36.sram_ctrl_partial_access.1264580674 |
/workspace/coverage/default/36.sram_ctrl_partial_access_b2b.1607522947 |
/workspace/coverage/default/36.sram_ctrl_ram_cfg.823463428 |
/workspace/coverage/default/36.sram_ctrl_regwen.58051316 |
/workspace/coverage/default/36.sram_ctrl_smoke.2094777131 |
/workspace/coverage/default/36.sram_ctrl_stress_all_with_rand_reset.2598297930 |
/workspace/coverage/default/36.sram_ctrl_stress_pipeline.3510366815 |
/workspace/coverage/default/36.sram_ctrl_throughput_w_partial_write.723423876 |
/workspace/coverage/default/37.sram_ctrl_access_during_key_req.627621128 |
/workspace/coverage/default/37.sram_ctrl_alert_test.1217877334 |
/workspace/coverage/default/37.sram_ctrl_bijection.1060615966 |
/workspace/coverage/default/37.sram_ctrl_lc_escalation.879633452 |
/workspace/coverage/default/37.sram_ctrl_max_throughput.2872507796 |
/workspace/coverage/default/37.sram_ctrl_mem_partial_access.2519912135 |
/workspace/coverage/default/37.sram_ctrl_mem_walk.2132900567 |
/workspace/coverage/default/37.sram_ctrl_multiple_keys.979817647 |
/workspace/coverage/default/37.sram_ctrl_partial_access.3610160443 |
/workspace/coverage/default/37.sram_ctrl_partial_access_b2b.3967734157 |
/workspace/coverage/default/37.sram_ctrl_ram_cfg.4173279742 |
/workspace/coverage/default/37.sram_ctrl_regwen.3092327841 |
/workspace/coverage/default/37.sram_ctrl_smoke.1500699878 |
/workspace/coverage/default/37.sram_ctrl_stress_all_with_rand_reset.3597178918 |
/workspace/coverage/default/37.sram_ctrl_stress_pipeline.1452267188 |
/workspace/coverage/default/37.sram_ctrl_throughput_w_partial_write.490006922 |
/workspace/coverage/default/38.sram_ctrl_access_during_key_req.3492903264 |
/workspace/coverage/default/38.sram_ctrl_alert_test.1766332237 |
/workspace/coverage/default/38.sram_ctrl_bijection.2993172876 |
/workspace/coverage/default/38.sram_ctrl_executable.2108450088 |
/workspace/coverage/default/38.sram_ctrl_max_throughput.2280382356 |
/workspace/coverage/default/38.sram_ctrl_mem_partial_access.206852263 |
/workspace/coverage/default/38.sram_ctrl_mem_walk.1687834255 |
/workspace/coverage/default/38.sram_ctrl_multiple_keys.2761602717 |
/workspace/coverage/default/38.sram_ctrl_partial_access.3635658958 |
/workspace/coverage/default/38.sram_ctrl_partial_access_b2b.3130744979 |
/workspace/coverage/default/38.sram_ctrl_ram_cfg.459227197 |
/workspace/coverage/default/38.sram_ctrl_regwen.2523922257 |
/workspace/coverage/default/38.sram_ctrl_smoke.1813614197 |
/workspace/coverage/default/38.sram_ctrl_stress_all.3785288391 |
/workspace/coverage/default/38.sram_ctrl_stress_all_with_rand_reset.1732692600 |
/workspace/coverage/default/38.sram_ctrl_stress_pipeline.2125606839 |
/workspace/coverage/default/38.sram_ctrl_throughput_w_partial_write.3130658048 |
/workspace/coverage/default/39.sram_ctrl_access_during_key_req.1611756215 |
/workspace/coverage/default/39.sram_ctrl_alert_test.3733166759 |
/workspace/coverage/default/39.sram_ctrl_bijection.4175287600 |
/workspace/coverage/default/39.sram_ctrl_executable.3640004843 |
/workspace/coverage/default/39.sram_ctrl_lc_escalation.1250934938 |
/workspace/coverage/default/39.sram_ctrl_max_throughput.2558404262 |
/workspace/coverage/default/39.sram_ctrl_mem_partial_access.2366052469 |
/workspace/coverage/default/39.sram_ctrl_mem_walk.1409079900 |
/workspace/coverage/default/39.sram_ctrl_multiple_keys.2447528226 |
/workspace/coverage/default/39.sram_ctrl_partial_access.2288889998 |
/workspace/coverage/default/39.sram_ctrl_partial_access_b2b.329195824 |
/workspace/coverage/default/39.sram_ctrl_ram_cfg.4084042769 |
/workspace/coverage/default/39.sram_ctrl_regwen.2165738299 |
/workspace/coverage/default/39.sram_ctrl_smoke.3391116906 |
/workspace/coverage/default/39.sram_ctrl_stress_all_with_rand_reset.1679336302 |
/workspace/coverage/default/39.sram_ctrl_stress_pipeline.958518363 |
/workspace/coverage/default/39.sram_ctrl_throughput_w_partial_write.1015208836 |
/workspace/coverage/default/4.sram_ctrl_access_during_key_req.337701381 |
/workspace/coverage/default/4.sram_ctrl_alert_test.3326173781 |
/workspace/coverage/default/4.sram_ctrl_bijection.1169094817 |
/workspace/coverage/default/4.sram_ctrl_lc_escalation.534131003 |
/workspace/coverage/default/4.sram_ctrl_max_throughput.4095552102 |
/workspace/coverage/default/4.sram_ctrl_mem_partial_access.2295140568 |
/workspace/coverage/default/4.sram_ctrl_mem_walk.3939789765 |
/workspace/coverage/default/4.sram_ctrl_multiple_keys.1695323177 |
/workspace/coverage/default/4.sram_ctrl_partial_access.372727948 |
/workspace/coverage/default/4.sram_ctrl_partial_access_b2b.4130737204 |
/workspace/coverage/default/4.sram_ctrl_ram_cfg.1455658716 |
/workspace/coverage/default/4.sram_ctrl_regwen.824596149 |
/workspace/coverage/default/4.sram_ctrl_sec_cm.749810374 |
/workspace/coverage/default/4.sram_ctrl_smoke.3402440436 |
/workspace/coverage/default/4.sram_ctrl_stress_all_with_rand_reset.2092628653 |
/workspace/coverage/default/4.sram_ctrl_stress_pipeline.3564253145 |
/workspace/coverage/default/4.sram_ctrl_throughput_w_partial_write.3068691558 |
/workspace/coverage/default/40.sram_ctrl_access_during_key_req.1121711112 |
/workspace/coverage/default/40.sram_ctrl_alert_test.2697440732 |
/workspace/coverage/default/40.sram_ctrl_bijection.3789441269 |
/workspace/coverage/default/40.sram_ctrl_executable.2041478543 |
/workspace/coverage/default/40.sram_ctrl_lc_escalation.145283261 |
/workspace/coverage/default/40.sram_ctrl_max_throughput.704395401 |
/workspace/coverage/default/40.sram_ctrl_mem_partial_access.1200896946 |
/workspace/coverage/default/40.sram_ctrl_mem_walk.1999944666 |
/workspace/coverage/default/40.sram_ctrl_multiple_keys.2066686374 |
/workspace/coverage/default/40.sram_ctrl_partial_access.1508589027 |
/workspace/coverage/default/40.sram_ctrl_partial_access_b2b.122260715 |
/workspace/coverage/default/40.sram_ctrl_ram_cfg.1567268375 |
/workspace/coverage/default/40.sram_ctrl_regwen.1017469649 |
/workspace/coverage/default/40.sram_ctrl_smoke.3785095800 |
/workspace/coverage/default/40.sram_ctrl_stress_all_with_rand_reset.3980208432 |
/workspace/coverage/default/40.sram_ctrl_stress_pipeline.667040575 |
/workspace/coverage/default/40.sram_ctrl_throughput_w_partial_write.57567675 |
/workspace/coverage/default/41.sram_ctrl_access_during_key_req.3773768220 |
/workspace/coverage/default/41.sram_ctrl_alert_test.3375683677 |
/workspace/coverage/default/41.sram_ctrl_bijection.4160949938 |
/workspace/coverage/default/41.sram_ctrl_lc_escalation.2417994135 |
/workspace/coverage/default/41.sram_ctrl_max_throughput.2277506713 |
/workspace/coverage/default/41.sram_ctrl_mem_partial_access.2863232116 |
/workspace/coverage/default/41.sram_ctrl_mem_walk.3250906221 |
/workspace/coverage/default/41.sram_ctrl_multiple_keys.3560660345 |
/workspace/coverage/default/41.sram_ctrl_partial_access.3051085561 |
/workspace/coverage/default/41.sram_ctrl_partial_access_b2b.3329870882 |
/workspace/coverage/default/41.sram_ctrl_ram_cfg.2656752200 |
/workspace/coverage/default/41.sram_ctrl_regwen.653848196 |
/workspace/coverage/default/41.sram_ctrl_smoke.269327136 |
/workspace/coverage/default/41.sram_ctrl_stress_all.1907282858 |
/workspace/coverage/default/41.sram_ctrl_stress_all_with_rand_reset.2140428240 |
/workspace/coverage/default/41.sram_ctrl_stress_pipeline.3697705974 |
/workspace/coverage/default/41.sram_ctrl_throughput_w_partial_write.3696953322 |
/workspace/coverage/default/42.sram_ctrl_access_during_key_req.3908020458 |
/workspace/coverage/default/42.sram_ctrl_alert_test.2084179417 |
/workspace/coverage/default/42.sram_ctrl_bijection.1625821949 |
/workspace/coverage/default/42.sram_ctrl_lc_escalation.2678291436 |
/workspace/coverage/default/42.sram_ctrl_max_throughput.2767181023 |
/workspace/coverage/default/42.sram_ctrl_mem_partial_access.3482714110 |
/workspace/coverage/default/42.sram_ctrl_mem_walk.2808936845 |
/workspace/coverage/default/42.sram_ctrl_multiple_keys.110708705 |
/workspace/coverage/default/42.sram_ctrl_partial_access.2662775419 |
/workspace/coverage/default/42.sram_ctrl_partial_access_b2b.4270733449 |
/workspace/coverage/default/42.sram_ctrl_ram_cfg.2987171810 |
/workspace/coverage/default/42.sram_ctrl_regwen.3468195649 |
/workspace/coverage/default/42.sram_ctrl_smoke.3565805647 |
/workspace/coverage/default/42.sram_ctrl_stress_all.2715841056 |
/workspace/coverage/default/42.sram_ctrl_stress_pipeline.2274875641 |
/workspace/coverage/default/42.sram_ctrl_throughput_w_partial_write.1706167501 |
/workspace/coverage/default/43.sram_ctrl_access_during_key_req.587819594 |
/workspace/coverage/default/43.sram_ctrl_alert_test.787426789 |
/workspace/coverage/default/43.sram_ctrl_bijection.2408120766 |
/workspace/coverage/default/43.sram_ctrl_executable.3713618505 |
/workspace/coverage/default/43.sram_ctrl_max_throughput.1745752124 |
/workspace/coverage/default/43.sram_ctrl_mem_partial_access.3827060781 |
/workspace/coverage/default/43.sram_ctrl_mem_walk.1349744850 |
/workspace/coverage/default/43.sram_ctrl_multiple_keys.3251071969 |
/workspace/coverage/default/43.sram_ctrl_partial_access.3089911075 |
/workspace/coverage/default/43.sram_ctrl_partial_access_b2b.1269640601 |
/workspace/coverage/default/43.sram_ctrl_ram_cfg.1459063951 |
/workspace/coverage/default/43.sram_ctrl_regwen.138232643 |
/workspace/coverage/default/43.sram_ctrl_smoke.2651697563 |
/workspace/coverage/default/43.sram_ctrl_stress_all_with_rand_reset.3834851929 |
/workspace/coverage/default/43.sram_ctrl_stress_pipeline.1319355900 |
/workspace/coverage/default/43.sram_ctrl_throughput_w_partial_write.2016769797 |
/workspace/coverage/default/44.sram_ctrl_access_during_key_req.213530517 |
/workspace/coverage/default/44.sram_ctrl_alert_test.163324306 |
/workspace/coverage/default/44.sram_ctrl_bijection.2946323863 |
/workspace/coverage/default/44.sram_ctrl_executable.255634768 |
/workspace/coverage/default/44.sram_ctrl_lc_escalation.2604993340 |
/workspace/coverage/default/44.sram_ctrl_max_throughput.3393881127 |
/workspace/coverage/default/44.sram_ctrl_mem_partial_access.1866200546 |
/workspace/coverage/default/44.sram_ctrl_mem_walk.953823308 |
/workspace/coverage/default/44.sram_ctrl_multiple_keys.3529215263 |
/workspace/coverage/default/44.sram_ctrl_partial_access.1040095860 |
/workspace/coverage/default/44.sram_ctrl_partial_access_b2b.1700626418 |
/workspace/coverage/default/44.sram_ctrl_ram_cfg.3049195965 |
/workspace/coverage/default/44.sram_ctrl_regwen.4091057194 |
/workspace/coverage/default/44.sram_ctrl_smoke.1298080967 |
/workspace/coverage/default/44.sram_ctrl_stress_all.2317850486 |
/workspace/coverage/default/44.sram_ctrl_stress_all_with_rand_reset.35061200 |
/workspace/coverage/default/44.sram_ctrl_stress_pipeline.2723070672 |
/workspace/coverage/default/44.sram_ctrl_throughput_w_partial_write.621187676 |
/workspace/coverage/default/45.sram_ctrl_access_during_key_req.1074514098 |
/workspace/coverage/default/45.sram_ctrl_alert_test.3431187330 |
/workspace/coverage/default/45.sram_ctrl_bijection.1731357841 |
/workspace/coverage/default/45.sram_ctrl_executable.3302437879 |
/workspace/coverage/default/45.sram_ctrl_lc_escalation.3389830744 |
/workspace/coverage/default/45.sram_ctrl_max_throughput.3836391196 |
/workspace/coverage/default/45.sram_ctrl_mem_partial_access.1069726228 |
/workspace/coverage/default/45.sram_ctrl_mem_walk.914043788 |
/workspace/coverage/default/45.sram_ctrl_multiple_keys.2124879988 |
/workspace/coverage/default/45.sram_ctrl_partial_access.1211970792 |
/workspace/coverage/default/45.sram_ctrl_partial_access_b2b.3137510814 |
/workspace/coverage/default/45.sram_ctrl_ram_cfg.591743889 |
/workspace/coverage/default/45.sram_ctrl_regwen.573170581 |
/workspace/coverage/default/45.sram_ctrl_smoke.2060971705 |
/workspace/coverage/default/45.sram_ctrl_stress_all.1289746000 |
/workspace/coverage/default/45.sram_ctrl_stress_all_with_rand_reset.2804783935 |
/workspace/coverage/default/45.sram_ctrl_stress_pipeline.3556415480 |
/workspace/coverage/default/45.sram_ctrl_throughput_w_partial_write.1327447305 |
/workspace/coverage/default/46.sram_ctrl_access_during_key_req.1130996288 |
/workspace/coverage/default/46.sram_ctrl_alert_test.4042526961 |
/workspace/coverage/default/46.sram_ctrl_bijection.1197428196 |
/workspace/coverage/default/46.sram_ctrl_lc_escalation.2415687156 |
/workspace/coverage/default/46.sram_ctrl_max_throughput.1967709914 |
/workspace/coverage/default/46.sram_ctrl_mem_partial_access.1579590496 |
/workspace/coverage/default/46.sram_ctrl_mem_walk.203627069 |
/workspace/coverage/default/46.sram_ctrl_multiple_keys.4252024369 |
/workspace/coverage/default/46.sram_ctrl_partial_access.1242806903 |
/workspace/coverage/default/46.sram_ctrl_partial_access_b2b.4059761670 |
/workspace/coverage/default/46.sram_ctrl_ram_cfg.1816037402 |
/workspace/coverage/default/46.sram_ctrl_regwen.3563422785 |
/workspace/coverage/default/46.sram_ctrl_smoke.683878140 |
/workspace/coverage/default/46.sram_ctrl_stress_all_with_rand_reset.2939352307 |
/workspace/coverage/default/46.sram_ctrl_stress_pipeline.1077363700 |
/workspace/coverage/default/46.sram_ctrl_throughput_w_partial_write.2983636827 |
/workspace/coverage/default/47.sram_ctrl_access_during_key_req.3187757561 |
/workspace/coverage/default/47.sram_ctrl_alert_test.3026706712 |
/workspace/coverage/default/47.sram_ctrl_bijection.1296607714 |
/workspace/coverage/default/47.sram_ctrl_lc_escalation.3717276230 |
/workspace/coverage/default/47.sram_ctrl_max_throughput.3177820633 |
/workspace/coverage/default/47.sram_ctrl_mem_partial_access.2159298619 |
/workspace/coverage/default/47.sram_ctrl_mem_walk.3132141292 |
/workspace/coverage/default/47.sram_ctrl_multiple_keys.4234222569 |
/workspace/coverage/default/47.sram_ctrl_partial_access.3429304449 |
/workspace/coverage/default/47.sram_ctrl_partial_access_b2b.1664676905 |
/workspace/coverage/default/47.sram_ctrl_ram_cfg.1774153598 |
/workspace/coverage/default/47.sram_ctrl_regwen.3038220942 |
/workspace/coverage/default/47.sram_ctrl_smoke.2393571799 |
/workspace/coverage/default/47.sram_ctrl_stress_all_with_rand_reset.2933757553 |
/workspace/coverage/default/47.sram_ctrl_stress_pipeline.3084177316 |
/workspace/coverage/default/47.sram_ctrl_throughput_w_partial_write.1189854553 |
/workspace/coverage/default/48.sram_ctrl_access_during_key_req.573953248 |
/workspace/coverage/default/48.sram_ctrl_alert_test.1873060328 |
/workspace/coverage/default/48.sram_ctrl_bijection.1234417833 |
/workspace/coverage/default/48.sram_ctrl_lc_escalation.385759964 |
/workspace/coverage/default/48.sram_ctrl_max_throughput.750510401 |
/workspace/coverage/default/48.sram_ctrl_mem_partial_access.835123721 |
/workspace/coverage/default/48.sram_ctrl_mem_walk.932517122 |
/workspace/coverage/default/48.sram_ctrl_multiple_keys.3467064009 |
/workspace/coverage/default/48.sram_ctrl_partial_access.2604636271 |
/workspace/coverage/default/48.sram_ctrl_partial_access_b2b.558122076 |
/workspace/coverage/default/48.sram_ctrl_ram_cfg.1032759784 |
/workspace/coverage/default/48.sram_ctrl_regwen.1015621688 |
/workspace/coverage/default/48.sram_ctrl_smoke.180725494 |
/workspace/coverage/default/48.sram_ctrl_stress_all_with_rand_reset.911446907 |
/workspace/coverage/default/48.sram_ctrl_stress_pipeline.2688734502 |
/workspace/coverage/default/48.sram_ctrl_throughput_w_partial_write.4129215899 |
/workspace/coverage/default/49.sram_ctrl_access_during_key_req.457098149 |
/workspace/coverage/default/49.sram_ctrl_alert_test.2690296456 |
/workspace/coverage/default/49.sram_ctrl_bijection.2477991115 |
/workspace/coverage/default/49.sram_ctrl_lc_escalation.3398596412 |
/workspace/coverage/default/49.sram_ctrl_max_throughput.2637613859 |
/workspace/coverage/default/49.sram_ctrl_mem_partial_access.2006617396 |
/workspace/coverage/default/49.sram_ctrl_mem_walk.1954464139 |
/workspace/coverage/default/49.sram_ctrl_multiple_keys.271170897 |
/workspace/coverage/default/49.sram_ctrl_partial_access.4192609556 |
/workspace/coverage/default/49.sram_ctrl_partial_access_b2b.3096841444 |
/workspace/coverage/default/49.sram_ctrl_ram_cfg.1808124430 |
/workspace/coverage/default/49.sram_ctrl_regwen.2385224505 |
/workspace/coverage/default/49.sram_ctrl_smoke.856360153 |
/workspace/coverage/default/49.sram_ctrl_stress_all.2729628096 |
/workspace/coverage/default/49.sram_ctrl_stress_all_with_rand_reset.4215262154 |
/workspace/coverage/default/49.sram_ctrl_stress_pipeline.3210825069 |
/workspace/coverage/default/49.sram_ctrl_throughput_w_partial_write.3895560071 |
/workspace/coverage/default/5.sram_ctrl_access_during_key_req.2653505511 |
/workspace/coverage/default/5.sram_ctrl_alert_test.725658508 |
/workspace/coverage/default/5.sram_ctrl_bijection.390594455 |
/workspace/coverage/default/5.sram_ctrl_lc_escalation.1621034869 |
/workspace/coverage/default/5.sram_ctrl_max_throughput.3409775813 |
/workspace/coverage/default/5.sram_ctrl_mem_partial_access.1074745540 |
/workspace/coverage/default/5.sram_ctrl_mem_walk.1809914724 |
/workspace/coverage/default/5.sram_ctrl_multiple_keys.156579797 |
/workspace/coverage/default/5.sram_ctrl_partial_access.1158318850 |
/workspace/coverage/default/5.sram_ctrl_partial_access_b2b.157945696 |
/workspace/coverage/default/5.sram_ctrl_ram_cfg.2292690687 |
/workspace/coverage/default/5.sram_ctrl_regwen.3390538693 |
/workspace/coverage/default/5.sram_ctrl_smoke.2593319934 |
/workspace/coverage/default/5.sram_ctrl_stress_all.3802681155 |
/workspace/coverage/default/5.sram_ctrl_stress_all_with_rand_reset.773719284 |
/workspace/coverage/default/5.sram_ctrl_stress_pipeline.2963312861 |
/workspace/coverage/default/5.sram_ctrl_throughput_w_partial_write.727843650 |
/workspace/coverage/default/6.sram_ctrl_access_during_key_req.3449789275 |
/workspace/coverage/default/6.sram_ctrl_alert_test.1065732837 |
/workspace/coverage/default/6.sram_ctrl_bijection.660358993 |
/workspace/coverage/default/6.sram_ctrl_executable.4186657066 |
/workspace/coverage/default/6.sram_ctrl_lc_escalation.2350142729 |
/workspace/coverage/default/6.sram_ctrl_max_throughput.3646155975 |
/workspace/coverage/default/6.sram_ctrl_mem_partial_access.2230483235 |
/workspace/coverage/default/6.sram_ctrl_mem_walk.1351560501 |
/workspace/coverage/default/6.sram_ctrl_multiple_keys.1579718959 |
/workspace/coverage/default/6.sram_ctrl_partial_access.468071703 |
/workspace/coverage/default/6.sram_ctrl_partial_access_b2b.2365944334 |
/workspace/coverage/default/6.sram_ctrl_ram_cfg.3446763384 |
/workspace/coverage/default/6.sram_ctrl_regwen.3219569119 |
/workspace/coverage/default/6.sram_ctrl_smoke.2172148667 |
/workspace/coverage/default/6.sram_ctrl_stress_all.3984786994 |
/workspace/coverage/default/6.sram_ctrl_stress_all_with_rand_reset.3782382324 |
/workspace/coverage/default/6.sram_ctrl_stress_pipeline.1509583068 |
/workspace/coverage/default/6.sram_ctrl_throughput_w_partial_write.2079727651 |
/workspace/coverage/default/7.sram_ctrl_access_during_key_req.1770741619 |
/workspace/coverage/default/7.sram_ctrl_alert_test.320673224 |
/workspace/coverage/default/7.sram_ctrl_bijection.2012809398 |
/workspace/coverage/default/7.sram_ctrl_executable.2513927643 |
/workspace/coverage/default/7.sram_ctrl_max_throughput.4262336283 |
/workspace/coverage/default/7.sram_ctrl_mem_partial_access.1756368256 |
/workspace/coverage/default/7.sram_ctrl_mem_walk.923643947 |
/workspace/coverage/default/7.sram_ctrl_multiple_keys.3966413525 |
/workspace/coverage/default/7.sram_ctrl_partial_access.126597943 |
/workspace/coverage/default/7.sram_ctrl_partial_access_b2b.3035195128 |
/workspace/coverage/default/7.sram_ctrl_ram_cfg.3997161958 |
/workspace/coverage/default/7.sram_ctrl_regwen.1513144943 |
/workspace/coverage/default/7.sram_ctrl_smoke.211502428 |
/workspace/coverage/default/7.sram_ctrl_stress_all.3201129100 |
/workspace/coverage/default/7.sram_ctrl_stress_all_with_rand_reset.240263474 |
/workspace/coverage/default/7.sram_ctrl_stress_pipeline.966123824 |
/workspace/coverage/default/7.sram_ctrl_throughput_w_partial_write.1951409950 |
/workspace/coverage/default/8.sram_ctrl_access_during_key_req.2395988585 |
/workspace/coverage/default/8.sram_ctrl_alert_test.3666418186 |
/workspace/coverage/default/8.sram_ctrl_bijection.1411467481 |
/workspace/coverage/default/8.sram_ctrl_executable.836263797 |
/workspace/coverage/default/8.sram_ctrl_lc_escalation.2070872481 |
/workspace/coverage/default/8.sram_ctrl_max_throughput.3741766237 |
/workspace/coverage/default/8.sram_ctrl_mem_partial_access.1639893602 |
/workspace/coverage/default/8.sram_ctrl_mem_walk.3694525636 |
/workspace/coverage/default/8.sram_ctrl_multiple_keys.3102840835 |
/workspace/coverage/default/8.sram_ctrl_partial_access.2449504348 |
/workspace/coverage/default/8.sram_ctrl_partial_access_b2b.4042701536 |
/workspace/coverage/default/8.sram_ctrl_ram_cfg.1211506437 |
/workspace/coverage/default/8.sram_ctrl_regwen.2734227867 |
/workspace/coverage/default/8.sram_ctrl_smoke.2346141379 |
/workspace/coverage/default/8.sram_ctrl_stress_all.2570506124 |
/workspace/coverage/default/8.sram_ctrl_stress_all_with_rand_reset.1752967248 |
/workspace/coverage/default/8.sram_ctrl_stress_pipeline.4193897008 |
/workspace/coverage/default/8.sram_ctrl_throughput_w_partial_write.3546066646 |
/workspace/coverage/default/9.sram_ctrl_access_during_key_req.1286143919 |
/workspace/coverage/default/9.sram_ctrl_alert_test.545827277 |
/workspace/coverage/default/9.sram_ctrl_bijection.2423964107 |
/workspace/coverage/default/9.sram_ctrl_max_throughput.4192572335 |
/workspace/coverage/default/9.sram_ctrl_mem_partial_access.3011425957 |
/workspace/coverage/default/9.sram_ctrl_mem_walk.812280299 |
/workspace/coverage/default/9.sram_ctrl_multiple_keys.2662493017 |
/workspace/coverage/default/9.sram_ctrl_partial_access.823598253 |
/workspace/coverage/default/9.sram_ctrl_partial_access_b2b.2149647799 |
/workspace/coverage/default/9.sram_ctrl_ram_cfg.3406921051 |
/workspace/coverage/default/9.sram_ctrl_regwen.1265297814 |
/workspace/coverage/default/9.sram_ctrl_smoke.2083535000 |
/workspace/coverage/default/9.sram_ctrl_stress_all.2520096985 |
/workspace/coverage/default/9.sram_ctrl_stress_all_with_rand_reset.1721228466 |
/workspace/coverage/default/9.sram_ctrl_stress_pipeline.2497222302 |
/workspace/coverage/default/9.sram_ctrl_throughput_w_partial_write.3450966062 |
TEST NO | TEST LOCATION | TEST NAME | STATUS | STARTED | FINISHED | SIMULATION TIME |
T1 |
/workspace/coverage/default/35.sram_ctrl_smoke.1696756692 |
|
|
Jan 17 02:42:51 PM PST 24 |
Jan 17 02:46:09 PM PST 24 |
784620916 ps |
T2 |
/workspace/coverage/default/12.sram_ctrl_bijection.2297942794 |
|
|
Jan 17 02:34:27 PM PST 24 |
Jan 17 02:52:06 PM PST 24 |
62261455880 ps |
T3 |
/workspace/coverage/default/13.sram_ctrl_max_throughput.910010593 |
|
|
Jan 17 02:34:54 PM PST 24 |
Jan 17 02:36:57 PM PST 24 |
5036226873 ps |
T10 |
/workspace/coverage/default/25.sram_ctrl_ram_cfg.595206659 |
|
|
Jan 17 02:39:55 PM PST 24 |
Jan 17 02:40:02 PM PST 24 |
1465163005 ps |
T6 |
/workspace/coverage/default/45.sram_ctrl_max_throughput.3836391196 |
|
|
Jan 17 02:46:14 PM PST 24 |
Jan 17 02:48:49 PM PST 24 |
1533756736 ps |
T4 |
/workspace/coverage/default/47.sram_ctrl_smoke.2393571799 |
|
|
Jan 17 02:46:46 PM PST 24 |
Jan 17 02:47:15 PM PST 24 |
3307692543 ps |
T5 |
/workspace/coverage/default/29.sram_ctrl_partial_access_b2b.752103300 |
|
|
Jan 17 02:41:00 PM PST 24 |
Jan 17 02:47:57 PM PST 24 |
23131689758 ps |
T11 |
/workspace/coverage/default/10.sram_ctrl_alert_test.3952957846 |
|
|
Jan 17 02:34:00 PM PST 24 |
Jan 17 02:34:02 PM PST 24 |
18031106 ps |
T12 |
/workspace/coverage/default/2.sram_ctrl_ram_cfg.2144936970 |
|
|
Jan 17 02:32:41 PM PST 24 |
Jan 17 02:32:56 PM PST 24 |
348989186 ps |
T13 |
/workspace/coverage/default/17.sram_ctrl_access_during_key_req.53285938 |
|
|
Jan 17 02:36:46 PM PST 24 |
Jan 17 02:39:51 PM PST 24 |
2194437506 ps |
T17 |
/workspace/coverage/default/29.sram_ctrl_mem_walk.2251433399 |
|
|
Jan 17 02:41:09 PM PST 24 |
Jan 17 02:43:20 PM PST 24 |
3873755401 ps |
T14 |
/workspace/coverage/default/15.sram_ctrl_smoke.4079308190 |
|
|
Jan 17 02:35:29 PM PST 24 |
Jan 17 02:37:11 PM PST 24 |
18881836665 ps |
T18 |
/workspace/coverage/default/23.sram_ctrl_bijection.484118539 |
|
|
Jan 17 02:39:14 PM PST 24 |
Jan 17 03:14:20 PM PST 24 |
253516250612 ps |
T19 |
/workspace/coverage/default/31.sram_ctrl_stress_pipeline.1150167952 |
|
|
Jan 17 02:41:41 PM PST 24 |
Jan 17 02:45:04 PM PST 24 |
6001471737 ps |
T23 |
/workspace/coverage/default/42.sram_ctrl_stress_all_with_rand_reset.192037293 |
|
|
Jan 17 02:45:24 PM PST 24 |
Jan 17 04:27:43 PM PST 24 |
1173654538 ps |
T20 |
/workspace/coverage/default/6.sram_ctrl_throughput_w_partial_write.2079727651 |
|
|
Jan 17 02:33:27 PM PST 24 |
Jan 17 02:33:54 PM PST 24 |
703565280 ps |
T15 |
/workspace/coverage/default/16.sram_ctrl_mem_partial_access.931066499 |
|
|
Jan 17 02:36:24 PM PST 24 |
Jan 17 02:39:03 PM PST 24 |
5098150832 ps |
T63 |
/workspace/coverage/default/33.sram_ctrl_mem_walk.211799299 |
|
|
Jan 17 02:42:28 PM PST 24 |
Jan 17 02:44:58 PM PST 24 |
7023023314 ps |
T39 |
/workspace/coverage/default/41.sram_ctrl_ram_cfg.2656752200 |
|
|
Jan 17 02:45:01 PM PST 24 |
Jan 17 02:45:19 PM PST 24 |
367154110 ps |
T21 |
/workspace/coverage/default/32.sram_ctrl_access_during_key_req.3038507224 |
|
|
Jan 17 02:42:08 PM PST 24 |
Jan 17 02:56:43 PM PST 24 |
6036719534 ps |
T153 |
/workspace/coverage/default/11.sram_ctrl_max_throughput.48906448 |
|
|
Jan 17 02:34:06 PM PST 24 |
Jan 17 02:36:32 PM PST 24 |
3063918009 ps |
T22 |
/workspace/coverage/default/17.sram_ctrl_mem_partial_access.1883624196 |
|
|
Jan 17 02:36:52 PM PST 24 |
Jan 17 02:39:16 PM PST 24 |
2303374326 ps |
T73 |
/workspace/coverage/default/28.sram_ctrl_mem_partial_access.524439996 |
|
|
Jan 17 02:40:53 PM PST 24 |
Jan 17 02:43:26 PM PST 24 |
5054864130 ps |
T24 |
/workspace/coverage/default/36.sram_ctrl_stress_all_with_rand_reset.2598297930 |
|
|
Jan 17 02:43:20 PM PST 24 |
Jan 17 03:49:13 PM PST 24 |
3626564820 ps |
T64 |
/workspace/coverage/default/23.sram_ctrl_partial_access.1182336295 |
|
|
Jan 17 02:39:12 PM PST 24 |
Jan 17 02:39:58 PM PST 24 |
1936836704 ps |
T16 |
/workspace/coverage/default/48.sram_ctrl_multiple_keys.3467064009 |
|
|
Jan 17 02:46:58 PM PST 24 |
Jan 17 03:03:31 PM PST 24 |
75017591220 ps |
T65 |
/workspace/coverage/default/33.sram_ctrl_smoke.103048675 |
|
|
Jan 17 02:42:17 PM PST 24 |
Jan 17 02:42:39 PM PST 24 |
1001742299 ps |
T154 |
/workspace/coverage/default/41.sram_ctrl_bijection.4160949938 |
|
|
Jan 17 02:44:56 PM PST 24 |
Jan 17 02:55:40 PM PST 24 |
9541796061 ps |
T74 |
/workspace/coverage/default/46.sram_ctrl_mem_partial_access.1579590496 |
|
|
Jan 17 02:46:41 PM PST 24 |
Jan 17 02:47:57 PM PST 24 |
3804803604 ps |
T26 |
/workspace/coverage/default/38.sram_ctrl_access_during_key_req.3492903264 |
|
|
Jan 17 02:43:48 PM PST 24 |
Jan 17 03:01:51 PM PST 24 |
10761845095 ps |
T75 |
/workspace/coverage/default/13.sram_ctrl_partial_access_b2b.493025424 |
|
|
Jan 17 02:34:54 PM PST 24 |
Jan 17 02:39:51 PM PST 24 |
4397824170 ps |
T155 |
/workspace/coverage/default/2.sram_ctrl_smoke.3992813481 |
|
|
Jan 17 02:32:55 PM PST 24 |
Jan 17 02:33:25 PM PST 24 |
10392956466 ps |
T27 |
/workspace/coverage/default/49.sram_ctrl_alert_test.2690296456 |
|
|
Jan 17 02:47:54 PM PST 24 |
Jan 17 02:47:56 PM PST 24 |
23375357 ps |
T156 |
/workspace/coverage/default/9.sram_ctrl_throughput_w_partial_write.3450966062 |
|
|
Jan 17 02:33:53 PM PST 24 |
Jan 17 02:35:56 PM PST 24 |
5904887768 ps |
T157 |
/workspace/coverage/default/25.sram_ctrl_mem_walk.3329786563 |
|
|
Jan 17 02:39:56 PM PST 24 |
Jan 17 02:42:20 PM PST 24 |
7261593626 ps |
T76 |
/workspace/coverage/default/36.sram_ctrl_mem_partial_access.1668687298 |
|
|
Jan 17 02:43:20 PM PST 24 |
Jan 17 02:44:37 PM PST 24 |
3663138039 ps |
T158 |
/workspace/coverage/default/43.sram_ctrl_bijection.2408120766 |
|
|
Jan 17 02:45:32 PM PST 24 |
Jan 17 02:56:50 PM PST 24 |
19036084712 ps |
T119 |
/workspace/coverage/default/26.sram_ctrl_stress_pipeline.4207688246 |
|
|
Jan 17 02:40:08 PM PST 24 |
Jan 17 02:45:56 PM PST 24 |
6017595931 ps |
T159 |
/workspace/coverage/default/32.sram_ctrl_ram_cfg.3223891261 |
|
|
Jan 17 02:42:08 PM PST 24 |
Jan 17 02:42:16 PM PST 24 |
3731012034 ps |
T120 |
/workspace/coverage/default/9.sram_ctrl_partial_access_b2b.2149647799 |
|
|
Jan 17 02:35:48 PM PST 24 |
Jan 17 02:42:32 PM PST 24 |
6637317026 ps |
T25 |
/workspace/coverage/default/3.sram_ctrl_stress_all.3519265984 |
|
|
Jan 17 02:37:37 PM PST 24 |
Jan 17 03:37:43 PM PST 24 |
57093119360 ps |
T121 |
/workspace/coverage/default/9.sram_ctrl_stress_pipeline.2497222302 |
|
|
Jan 17 02:34:26 PM PST 24 |
Jan 17 02:39:30 PM PST 24 |
18607117036 ps |
T36 |
/workspace/coverage/default/3.sram_ctrl_stress_all_with_rand_reset.1754531085 |
|
|
Jan 17 02:33:30 PM PST 24 |
Jan 17 03:30:00 PM PST 24 |
7144165778 ps |
T160 |
/workspace/coverage/default/8.sram_ctrl_max_throughput.3741766237 |
|
|
Jan 17 02:37:41 PM PST 24 |
Jan 17 02:38:44 PM PST 24 |
2696375961 ps |
T82 |
/workspace/coverage/default/30.sram_ctrl_mem_partial_access.145620826 |
|
|
Jan 17 02:41:33 PM PST 24 |
Jan 17 02:43:52 PM PST 24 |
6196804011 ps |
T83 |
/workspace/coverage/default/3.sram_ctrl_access_during_key_req.3957776847 |
|
|
Jan 17 02:32:59 PM PST 24 |
Jan 17 02:47:33 PM PST 24 |
36012497550 ps |
T38 |
/workspace/coverage/default/39.sram_ctrl_executable.3640004843 |
|
|
Jan 17 02:44:09 PM PST 24 |
Jan 17 03:00:33 PM PST 24 |
73748241450 ps |
T161 |
/workspace/coverage/default/6.sram_ctrl_partial_access_b2b.2365944334 |
|
|
Jan 17 02:33:04 PM PST 24 |
Jan 17 02:38:36 PM PST 24 |
9413057104 ps |
T162 |
/workspace/coverage/default/35.sram_ctrl_max_throughput.365110245 |
|
|
Jan 17 02:42:57 PM PST 24 |
Jan 17 02:44:00 PM PST 24 |
1140879214 ps |
T56 |
/workspace/coverage/default/30.sram_ctrl_stress_all_with_rand_reset.726685533 |
|
|
Jan 17 02:41:41 PM PST 24 |
Jan 17 03:23:55 PM PST 24 |
459524785 ps |
T57 |
/workspace/coverage/default/46.sram_ctrl_stress_all_with_rand_reset.2939352307 |
|
|
Jan 17 02:46:39 PM PST 24 |
Jan 17 04:30:30 PM PST 24 |
507628968 ps |
T37 |
/workspace/coverage/cover_reg_top/0.sram_ctrl_csr_bit_bash.63717851 |
|
|
Jan 17 03:52:33 PM PST 24 |
Jan 17 03:52:36 PM PST 24 |
155940674 ps |
T58 |
/workspace/coverage/cover_reg_top/16.sram_ctrl_csr_mem_rw_with_rand_reset.1615076882 |
|
|
Jan 17 03:53:28 PM PST 24 |
Jan 17 03:53:45 PM PST 24 |
1446431460 ps |
T53 |
/workspace/coverage/cover_reg_top/9.sram_ctrl_tl_intg_err.685718936 |
|
|
Jan 17 03:53:13 PM PST 24 |
Jan 17 03:53:16 PM PST 24 |
355940826 ps |
T67 |
/workspace/coverage/cover_reg_top/8.sram_ctrl_passthru_mem_tl_intg_err.907552427 |
|
|
Jan 17 03:53:02 PM PST 24 |
Jan 17 03:57:35 PM PST 24 |
28155523785 ps |
T117 |
/workspace/coverage/cover_reg_top/18.sram_ctrl_csr_rw.1233023002 |
|
|
Jan 17 03:53:33 PM PST 24 |
Jan 17 03:53:35 PM PST 24 |
62666982 ps |
T54 |
/workspace/coverage/cover_reg_top/2.sram_ctrl_tl_intg_err.2668191714 |
|
|
Jan 17 03:52:43 PM PST 24 |
Jan 17 03:52:46 PM PST 24 |
206815746 ps |
T68 |
/workspace/coverage/cover_reg_top/3.sram_ctrl_same_csr_outstanding.1894697666 |
|
|
Jan 17 03:52:55 PM PST 24 |
Jan 17 03:52:56 PM PST 24 |
84193866 ps |
T59 |
/workspace/coverage/cover_reg_top/5.sram_ctrl_csr_mem_rw_with_rand_reset.2649211529 |
|
|
Jan 17 03:53:00 PM PST 24 |
Jan 17 03:53:16 PM PST 24 |
1415796049 ps |
T122 |
/workspace/coverage/cover_reg_top/6.sram_ctrl_csr_rw.1418805174 |
|
|
Jan 17 03:52:57 PM PST 24 |
Jan 17 03:52:59 PM PST 24 |
18626233 ps |
T118 |
/workspace/coverage/cover_reg_top/2.sram_ctrl_same_csr_outstanding.2228739706 |
|
|
Jan 17 03:52:45 PM PST 24 |
Jan 17 03:52:50 PM PST 24 |
38545123 ps |
T69 |
/workspace/coverage/cover_reg_top/4.sram_ctrl_csr_aliasing.48501555 |
|
|
Jan 17 03:52:58 PM PST 24 |
Jan 17 03:53:00 PM PST 24 |
15512635 ps |
T55 |
/workspace/coverage/cover_reg_top/10.sram_ctrl_tl_intg_err.3197369384 |
|
|
Jan 17 03:53:10 PM PST 24 |
Jan 17 03:53:16 PM PST 24 |
95249990 ps |
T70 |
/workspace/coverage/cover_reg_top/16.sram_ctrl_csr_rw.2586479879 |
|
|
Jan 17 03:53:31 PM PST 24 |
Jan 17 03:53:34 PM PST 24 |
32421379 ps |
T60 |
/workspace/coverage/cover_reg_top/0.sram_ctrl_tl_errors.3644593523 |
|
|
Jan 17 03:52:38 PM PST 24 |
Jan 17 03:52:44 PM PST 24 |
163924768 ps |
T71 |
/workspace/coverage/cover_reg_top/13.sram_ctrl_csr_rw.3391900918 |
|
|
Jan 17 03:53:26 PM PST 24 |
Jan 17 03:53:27 PM PST 24 |
14461847 ps |
T66 |
/workspace/coverage/cover_reg_top/14.sram_ctrl_tl_intg_err.3501422474 |
|
|
Jan 17 03:53:26 PM PST 24 |
Jan 17 03:53:28 PM PST 24 |
376501820 ps |
T61 |
/workspace/coverage/cover_reg_top/5.sram_ctrl_tl_errors.1427782675 |
|
|
Jan 17 03:53:00 PM PST 24 |
Jan 17 03:53:05 PM PST 24 |
28496502 ps |
T72 |
/workspace/coverage/cover_reg_top/8.sram_ctrl_same_csr_outstanding.4222804199 |
|
|
Jan 17 03:53:07 PM PST 24 |
Jan 17 03:53:15 PM PST 24 |
39454903 ps |
T81 |
/workspace/coverage/cover_reg_top/17.sram_ctrl_passthru_mem_tl_intg_err.787195697 |
|
|
Jan 17 03:53:26 PM PST 24 |
Jan 17 03:54:32 PM PST 24 |
16802531303 ps |
T105 |
/workspace/coverage/cover_reg_top/13.sram_ctrl_csr_mem_rw_with_rand_reset.1202450485 |
|
|
Jan 17 03:53:24 PM PST 24 |
Jan 17 03:53:37 PM PST 24 |
682998559 ps |
T77 |
/workspace/coverage/cover_reg_top/5.sram_ctrl_passthru_mem_tl_intg_err.1415107959 |
|
|
Jan 17 03:53:03 PM PST 24 |
Jan 17 03:57:34 PM PST 24 |
7389675294 ps |
T94 |
/workspace/coverage/cover_reg_top/8.sram_ctrl_csr_rw.3554053657 |
|
|
Jan 17 03:53:08 PM PST 24 |
Jan 17 03:53:15 PM PST 24 |
32312087 ps |
T95 |
/workspace/coverage/cover_reg_top/15.sram_ctrl_csr_mem_rw_with_rand_reset.1393342140 |
|
|
Jan 17 03:53:28 PM PST 24 |
Jan 17 03:53:37 PM PST 24 |
356939994 ps |
T62 |
/workspace/coverage/cover_reg_top/8.sram_ctrl_tl_errors.2076490308 |
|
|
Jan 17 03:53:09 PM PST 24 |
Jan 17 03:53:18 PM PST 24 |
497000982 ps |
T96 |
/workspace/coverage/cover_reg_top/18.sram_ctrl_tl_intg_err.1998451110 |
|
|
Jan 17 03:53:41 PM PST 24 |
Jan 17 03:53:44 PM PST 24 |
780892345 ps |
T97 |
/workspace/coverage/cover_reg_top/14.sram_ctrl_csr_mem_rw_with_rand_reset.712308193 |
|
|
Jan 17 03:53:30 PM PST 24 |
Jan 17 03:53:45 PM PST 24 |
1374955825 ps |
T98 |
/workspace/coverage/cover_reg_top/17.sram_ctrl_tl_intg_err.3525826199 |
|
|
Jan 17 03:53:26 PM PST 24 |
Jan 17 03:53:29 PM PST 24 |
106393792 ps |
T99 |
/workspace/coverage/cover_reg_top/7.sram_ctrl_same_csr_outstanding.1154335250 |
|
|
Jan 17 03:53:03 PM PST 24 |
Jan 17 03:53:05 PM PST 24 |
54628268 ps |
T100 |
/workspace/coverage/cover_reg_top/4.sram_ctrl_csr_bit_bash.3356704425 |
|
|
Jan 17 03:52:52 PM PST 24 |
Jan 17 03:52:54 PM PST 24 |
284728757 ps |
T125 |
/workspace/coverage/cover_reg_top/19.sram_ctrl_tl_intg_err.3193137628 |
|
|
Jan 17 03:53:34 PM PST 24 |
Jan 17 03:53:44 PM PST 24 |
2182721408 ps |
T78 |
/workspace/coverage/cover_reg_top/1.sram_ctrl_same_csr_outstanding.2353483064 |
|
|
Jan 17 03:52:38 PM PST 24 |
Jan 17 03:52:42 PM PST 24 |
23529584 ps |
T163 |
/workspace/coverage/cover_reg_top/2.sram_ctrl_csr_bit_bash.3000578254 |
|
|
Jan 17 03:52:47 PM PST 24 |
Jan 17 03:52:51 PM PST 24 |
218113431 ps |
T129 |
/workspace/coverage/cover_reg_top/8.sram_ctrl_tl_intg_err.1303238627 |
|
|
Jan 17 03:53:09 PM PST 24 |
Jan 17 03:53:16 PM PST 24 |
1247603045 ps |
T79 |
/workspace/coverage/cover_reg_top/11.sram_ctrl_same_csr_outstanding.1079665348 |
|
|
Jan 17 03:53:13 PM PST 24 |
Jan 17 03:53:15 PM PST 24 |
20749147 ps |
T128 |
/workspace/coverage/cover_reg_top/15.sram_ctrl_tl_intg_err.2934901669 |
|
|
Jan 17 03:53:30 PM PST 24 |
Jan 17 03:53:34 PM PST 24 |
91726502 ps |
T80 |
/workspace/coverage/cover_reg_top/18.sram_ctrl_passthru_mem_tl_intg_err.3272034334 |
|
|
Jan 17 03:53:51 PM PST 24 |
Jan 17 03:58:23 PM PST 24 |
35192614119 ps |
T89 |
/workspace/coverage/cover_reg_top/4.sram_ctrl_csr_rw.3609924168 |
|
|
Jan 17 03:52:55 PM PST 24 |
Jan 17 03:52:56 PM PST 24 |
32287708 ps |
T164 |
/workspace/coverage/cover_reg_top/11.sram_ctrl_csr_rw.1021368744 |
|
|
Jan 17 03:53:16 PM PST 24 |
Jan 17 03:53:17 PM PST 24 |
36391751 ps |
T165 |
/workspace/coverage/cover_reg_top/4.sram_ctrl_csr_hw_reset.3334378608 |
|
|
Jan 17 03:52:51 PM PST 24 |
Jan 17 03:52:52 PM PST 24 |
13827059 ps |
T166 |
/workspace/coverage/cover_reg_top/9.sram_ctrl_same_csr_outstanding.3317691894 |
|
|
Jan 17 03:53:08 PM PST 24 |
Jan 17 03:53:15 PM PST 24 |
91583457 ps |
T167 |
/workspace/coverage/cover_reg_top/6.sram_ctrl_csr_mem_rw_with_rand_reset.464190390 |
|
|
Jan 17 03:53:04 PM PST 24 |
Jan 17 03:53:19 PM PST 24 |
1913072167 ps |
T130 |
/workspace/coverage/cover_reg_top/1.sram_ctrl_tl_intg_err.2664239765 |
|
|
Jan 17 03:52:38 PM PST 24 |
Jan 17 03:52:43 PM PST 24 |
162896296 ps |
T168 |
/workspace/coverage/cover_reg_top/7.sram_ctrl_tl_errors.4096712959 |
|
|
Jan 17 03:53:06 PM PST 24 |
Jan 17 03:53:19 PM PST 24 |
145706630 ps |
T169 |
/workspace/coverage/cover_reg_top/2.sram_ctrl_tl_errors.1297009468 |
|
|
Jan 17 03:52:43 PM PST 24 |
Jan 17 03:52:46 PM PST 24 |
136836535 ps |
T170 |
/workspace/coverage/cover_reg_top/18.sram_ctrl_same_csr_outstanding.3822360309 |
|
|
Jan 17 03:53:37 PM PST 24 |
Jan 17 03:53:42 PM PST 24 |
23857204 ps |
T134 |
/workspace/coverage/cover_reg_top/4.sram_ctrl_tl_intg_err.1116277399 |
|
|
Jan 17 03:52:52 PM PST 24 |
Jan 17 03:52:55 PM PST 24 |
471892351 ps |
T84 |
/workspace/coverage/cover_reg_top/6.sram_ctrl_passthru_mem_tl_intg_err.3020877586 |
|
|
Jan 17 03:52:58 PM PST 24 |
Jan 17 03:54:47 PM PST 24 |
8109877127 ps |
T171 |
/workspace/coverage/cover_reg_top/2.sram_ctrl_csr_mem_rw_with_rand_reset.4257496961 |
|
|
Jan 17 03:52:47 PM PST 24 |
Jan 17 03:52:56 PM PST 24 |
3381694018 ps |
T172 |
/workspace/coverage/cover_reg_top/14.sram_ctrl_same_csr_outstanding.3891411158 |
|
|
Jan 17 03:53:26 PM PST 24 |
Jan 17 03:53:28 PM PST 24 |
33074870 ps |
T173 |
/workspace/coverage/cover_reg_top/14.sram_ctrl_csr_rw.2042043165 |
|
|
Jan 17 03:53:29 PM PST 24 |
Jan 17 03:53:33 PM PST 24 |
23037281 ps |
T174 |
/workspace/coverage/cover_reg_top/17.sram_ctrl_tl_errors.1129622503 |
|
|
Jan 17 03:53:30 PM PST 24 |
Jan 17 03:53:35 PM PST 24 |
94657951 ps |
T175 |
/workspace/coverage/cover_reg_top/17.sram_ctrl_csr_rw.4185480844 |
|
|
Jan 17 03:53:28 PM PST 24 |
Jan 17 03:53:32 PM PST 24 |
16109703 ps |
T176 |
/workspace/coverage/cover_reg_top/19.sram_ctrl_tl_errors.2510173648 |
|
|
Jan 17 03:53:32 PM PST 24 |
Jan 17 03:53:37 PM PST 24 |
668831492 ps |
T177 |
/workspace/coverage/cover_reg_top/5.sram_ctrl_csr_rw.3530964598 |
|
|
Jan 17 03:52:59 PM PST 24 |
Jan 17 03:53:02 PM PST 24 |
16559533 ps |
T178 |
/workspace/coverage/cover_reg_top/5.sram_ctrl_same_csr_outstanding.290727019 |
|
|
Jan 17 03:53:00 PM PST 24 |
Jan 17 03:53:03 PM PST 24 |
22387692 ps |
T85 |
/workspace/coverage/cover_reg_top/9.sram_ctrl_passthru_mem_tl_intg_err.2698107599 |
|
|
Jan 17 03:53:09 PM PST 24 |
Jan 17 03:58:21 PM PST 24 |
41297655350 ps |
T107 |
/workspace/coverage/cover_reg_top/17.sram_ctrl_csr_mem_rw_with_rand_reset.859196246 |
|
|
Jan 17 03:53:26 PM PST 24 |
Jan 17 03:53:32 PM PST 24 |
770999966 ps |
T108 |
/workspace/coverage/cover_reg_top/12.sram_ctrl_tl_errors.3411436651 |
|
|
Jan 17 03:53:14 PM PST 24 |
Jan 17 03:53:17 PM PST 24 |
72468801 ps |
T109 |
/workspace/coverage/cover_reg_top/10.sram_ctrl_csr_mem_rw_with_rand_reset.1406838752 |
|
|
Jan 17 03:53:13 PM PST 24 |
Jan 17 03:53:28 PM PST 24 |
1407747508 ps |
T110 |
/workspace/coverage/cover_reg_top/11.sram_ctrl_tl_intg_err.740291125 |
|
|
Jan 17 03:53:13 PM PST 24 |
Jan 17 03:53:16 PM PST 24 |
479970962 ps |
T86 |
/workspace/coverage/cover_reg_top/3.sram_ctrl_passthru_mem_tl_intg_err.3135218620 |
|
|
Jan 17 03:52:47 PM PST 24 |
Jan 17 03:55:17 PM PST 24 |
16760208250 ps |
T111 |
/workspace/coverage/cover_reg_top/12.sram_ctrl_csr_rw.1101854271 |
|
|
Jan 17 03:53:24 PM PST 24 |
Jan 17 03:53:25 PM PST 24 |
38138234 ps |
T112 |
/workspace/coverage/cover_reg_top/4.sram_ctrl_tl_errors.4189222296 |
|
|
Jan 17 03:52:55 PM PST 24 |
Jan 17 03:52:58 PM PST 24 |
79108931 ps |
T87 |
/workspace/coverage/cover_reg_top/15.sram_ctrl_passthru_mem_tl_intg_err.2838486959 |
|
|
Jan 17 03:53:29 PM PST 24 |
Jan 17 03:55:58 PM PST 24 |
8205043879 ps |
T113 |
/workspace/coverage/cover_reg_top/1.sram_ctrl_csr_rw.2473092607 |
|
|
Jan 17 03:52:39 PM PST 24 |
Jan 17 03:52:42 PM PST 24 |
53909339 ps |
T88 |
/workspace/coverage/cover_reg_top/4.sram_ctrl_passthru_mem_tl_intg_err.2308372168 |
|
|
Jan 17 03:52:53 PM PST 24 |
Jan 17 03:55:08 PM PST 24 |
3792757825 ps |
T93 |
/workspace/coverage/cover_reg_top/0.sram_ctrl_passthru_mem_tl_intg_err.343942941 |
|
|
Jan 17 03:52:31 PM PST 24 |
Jan 17 03:55:06 PM PST 24 |
4449829162 ps |
T179 |
/workspace/coverage/cover_reg_top/12.sram_ctrl_passthru_mem_tl_intg_err.415746590 |
|
|
Jan 17 03:53:16 PM PST 24 |
Jan 17 03:55:25 PM PST 24 |
28174078140 ps |
T180 |
/workspace/coverage/cover_reg_top/0.sram_ctrl_csr_mem_rw_with_rand_reset.3275608353 |
|
|
Jan 17 03:52:40 PM PST 24 |
Jan 17 03:52:47 PM PST 24 |
454395140 ps |
T181 |
/workspace/coverage/cover_reg_top/4.sram_ctrl_csr_mem_rw_with_rand_reset.2244160361 |
|
|
Jan 17 03:52:59 PM PST 24 |
Jan 17 03:53:08 PM PST 24 |
347967726 ps |
T106 |
/workspace/coverage/cover_reg_top/14.sram_ctrl_passthru_mem_tl_intg_err.907847730 |
|
|
Jan 17 03:53:27 PM PST 24 |
Jan 17 03:55:52 PM PST 24 |
7578330389 ps |
T182 |
/workspace/coverage/cover_reg_top/10.sram_ctrl_same_csr_outstanding.4116969627 |
|
|
Jan 17 03:53:10 PM PST 24 |
Jan 17 03:53:15 PM PST 24 |
42057480 ps |
T101 |
/workspace/coverage/cover_reg_top/2.sram_ctrl_csr_hw_reset.2001884520 |
|
|
Jan 17 03:52:44 PM PST 24 |
Jan 17 03:52:47 PM PST 24 |
48625264 ps |
T183 |
/workspace/coverage/cover_reg_top/12.sram_ctrl_tl_intg_err.517539274 |
|
|
Jan 17 03:53:16 PM PST 24 |
Jan 17 03:53:18 PM PST 24 |
238026442 ps |
T184 |
/workspace/coverage/cover_reg_top/10.sram_ctrl_tl_errors.1630263235 |
|
|
Jan 17 03:53:13 PM PST 24 |
Jan 17 03:53:18 PM PST 24 |
136503658 ps |
T102 |
/workspace/coverage/cover_reg_top/1.sram_ctrl_csr_bit_bash.3773701918 |
|
|
Jan 17 03:52:38 PM PST 24 |
Jan 17 03:52:43 PM PST 24 |
393190710 ps |
T135 |
/workspace/coverage/cover_reg_top/3.sram_ctrl_tl_intg_err.464546752 |
|
|
Jan 17 03:52:47 PM PST 24 |
Jan 17 03:52:52 PM PST 24 |
106398090 ps |
T185 |
/workspace/coverage/cover_reg_top/7.sram_ctrl_csr_mem_rw_with_rand_reset.1098617088 |
|
|
Jan 17 03:53:04 PM PST 24 |
Jan 17 03:53:11 PM PST 24 |
1437683844 ps |
T186 |
/workspace/coverage/cover_reg_top/3.sram_ctrl_csr_rw.3677373175 |
|
|
Jan 17 03:52:50 PM PST 24 |
Jan 17 03:52:52 PM PST 24 |
30617816 ps |
T187 |
/workspace/coverage/cover_reg_top/9.sram_ctrl_csr_mem_rw_with_rand_reset.613666706 |
|
|
Jan 17 03:53:13 PM PST 24 |
Jan 17 03:53:19 PM PST 24 |
389383270 ps |
T131 |
/workspace/coverage/cover_reg_top/6.sram_ctrl_tl_intg_err.2395068917 |
|
|
Jan 17 03:52:56 PM PST 24 |
Jan 17 03:52:59 PM PST 24 |
353817499 ps |
T188 |
/workspace/coverage/cover_reg_top/0.sram_ctrl_csr_rw.2403511452 |
|
|
Jan 17 03:52:33 PM PST 24 |
Jan 17 03:52:39 PM PST 24 |
12411361 ps |
T189 |
/workspace/coverage/cover_reg_top/0.sram_ctrl_tl_intg_err.560627960 |
|
|
Jan 17 03:52:40 PM PST 24 |
Jan 17 03:52:43 PM PST 24 |
258255801 ps |
T132 |
/workspace/coverage/cover_reg_top/5.sram_ctrl_tl_intg_err.3733549113 |
|
|
Jan 17 03:52:59 PM PST 24 |
Jan 17 03:53:04 PM PST 24 |
199281837 ps |
T190 |
/workspace/coverage/cover_reg_top/15.sram_ctrl_same_csr_outstanding.2215973528 |
|
|
Jan 17 03:53:25 PM PST 24 |
Jan 17 03:53:27 PM PST 24 |
27808089 ps |
T191 |
/workspace/coverage/cover_reg_top/9.sram_ctrl_csr_rw.1664372521 |
|
|
Jan 17 03:53:09 PM PST 24 |
Jan 17 03:53:15 PM PST 24 |
17876303 ps |
T192 |
/workspace/coverage/cover_reg_top/8.sram_ctrl_csr_mem_rw_with_rand_reset.1274136936 |
|
|
Jan 17 03:53:08 PM PST 24 |
Jan 17 03:53:20 PM PST 24 |
445041144 ps |
T193 |
/workspace/coverage/cover_reg_top/7.sram_ctrl_passthru_mem_tl_intg_err.3747623953 |
|
|
Jan 17 03:53:03 PM PST 24 |
Jan 17 03:53:55 PM PST 24 |
4193568091 ps |
T194 |
/workspace/coverage/cover_reg_top/6.sram_ctrl_tl_errors.31442805 |
|
|
Jan 17 03:53:01 PM PST 24 |
Jan 17 03:53:07 PM PST 24 |
108274939 ps |
T195 |
/workspace/coverage/cover_reg_top/3.sram_ctrl_csr_aliasing.3411721266 |
|
|
Jan 17 03:52:54 PM PST 24 |
Jan 17 03:52:55 PM PST 24 |
40485151 ps |
T114 |
/workspace/coverage/cover_reg_top/13.sram_ctrl_passthru_mem_tl_intg_err.2168161253 |
|
|
Jan 17 03:53:25 PM PST 24 |
Jan 17 03:56:01 PM PST 24 |
100496798219 ps |
T196 |
/workspace/coverage/cover_reg_top/4.sram_ctrl_same_csr_outstanding.3826223746 |
|
|
Jan 17 03:53:03 PM PST 24 |
Jan 17 03:53:05 PM PST 24 |
65288736 ps |
T133 |
/workspace/coverage/cover_reg_top/16.sram_ctrl_tl_intg_err.1159534807 |
|
|
Jan 17 03:53:28 PM PST 24 |
Jan 17 03:53:32 PM PST 24 |
139676220 ps |
T197 |
/workspace/coverage/cover_reg_top/18.sram_ctrl_tl_errors.1978850589 |
|
|
Jan 17 03:53:32 PM PST 24 |
Jan 17 03:53:37 PM PST 24 |
432712767 ps |
T198 |
/workspace/coverage/cover_reg_top/12.sram_ctrl_same_csr_outstanding.341343870 |
|
|
Jan 17 03:53:26 PM PST 24 |
Jan 17 03:53:28 PM PST 24 |
140459390 ps |
T199 |
/workspace/coverage/cover_reg_top/1.sram_ctrl_csr_aliasing.1698929515 |
|
|
Jan 17 03:52:40 PM PST 24 |
Jan 17 03:52:42 PM PST 24 |
85798557 ps |
T200 |
/workspace/coverage/cover_reg_top/1.sram_ctrl_passthru_mem_tl_intg_err.1411899020 |
|
|
Jan 17 03:52:38 PM PST 24 |
Jan 17 03:55:01 PM PST 24 |
12373084656 ps |
T201 |
/workspace/coverage/cover_reg_top/1.sram_ctrl_csr_mem_rw_with_rand_reset.3666796585 |
|
|
Jan 17 03:52:39 PM PST 24 |
Jan 17 03:52:46 PM PST 24 |
369214629 ps |
T202 |
/workspace/coverage/cover_reg_top/18.sram_ctrl_csr_mem_rw_with_rand_reset.2359999076 |
|
|
Jan 17 03:53:31 PM PST 24 |
Jan 17 03:53:48 PM PST 24 |
386476707 ps |
T203 |
/workspace/coverage/cover_reg_top/2.sram_ctrl_csr_aliasing.1130432167 |
|
|
Jan 17 03:52:46 PM PST 24 |
Jan 17 03:52:50 PM PST 24 |
14501501 ps |
T204 |
/workspace/coverage/cover_reg_top/19.sram_ctrl_same_csr_outstanding.261852625 |
|
|
Jan 17 03:53:37 PM PST 24 |
Jan 17 03:53:42 PM PST 24 |
16286401 ps |
T103 |
/workspace/coverage/cover_reg_top/11.sram_ctrl_passthru_mem_tl_intg_err.944006017 |
|
|
Jan 17 03:53:12 PM PST 24 |
Jan 17 03:54:05 PM PST 24 |
28500908301 ps |
T205 |
/workspace/coverage/cover_reg_top/14.sram_ctrl_tl_errors.816304752 |
|
|
Jan 17 03:53:29 PM PST 24 |
Jan 17 03:53:35 PM PST 24 |
300694754 ps |
T206 |
/workspace/coverage/cover_reg_top/3.sram_ctrl_csr_hw_reset.3603665577 |
|
|
Jan 17 03:52:55 PM PST 24 |
Jan 17 03:52:56 PM PST 24 |
32178448 ps |
T207 |
/workspace/coverage/cover_reg_top/9.sram_ctrl_tl_errors.153557280 |
|
|
Jan 17 03:53:10 PM PST 24 |
Jan 17 03:53:16 PM PST 24 |
23866156 ps |
T208 |
/workspace/coverage/cover_reg_top/13.sram_ctrl_tl_errors.133983930 |
|
|
Jan 17 03:53:26 PM PST 24 |
Jan 17 03:53:28 PM PST 24 |
238867017 ps |
T90 |
/workspace/coverage/cover_reg_top/0.sram_ctrl_csr_aliasing.515996007 |
|
|
Jan 17 03:52:32 PM PST 24 |
Jan 17 03:52:34 PM PST 24 |
25657302 ps |
T209 |
/workspace/coverage/cover_reg_top/13.sram_ctrl_tl_intg_err.1903270670 |
|
|
Jan 17 03:53:27 PM PST 24 |
Jan 17 03:53:29 PM PST 24 |
111238837 ps |
T210 |
/workspace/coverage/cover_reg_top/7.sram_ctrl_tl_intg_err.1621197995 |
|
|
Jan 17 03:53:07 PM PST 24 |
Jan 17 03:53:17 PM PST 24 |
411167772 ps |
T211 |
/workspace/coverage/cover_reg_top/19.sram_ctrl_csr_rw.2453004702 |
|
|
Jan 17 03:53:36 PM PST 24 |
Jan 17 03:53:42 PM PST 24 |
22088081 ps |
T212 |
/workspace/coverage/cover_reg_top/10.sram_ctrl_csr_rw.2363368363 |
|
|
Jan 17 03:53:10 PM PST 24 |
Jan 17 03:53:15 PM PST 24 |
25443380 ps |
T213 |
/workspace/coverage/cover_reg_top/0.sram_ctrl_same_csr_outstanding.2029586975 |
|
|
Jan 17 03:52:33 PM PST 24 |
Jan 17 03:52:39 PM PST 24 |
16646415 ps |
T214 |
/workspace/coverage/cover_reg_top/15.sram_ctrl_tl_errors.2236405537 |
|
|
Jan 17 03:53:27 PM PST 24 |
Jan 17 03:53:31 PM PST 24 |
157616228 ps |
T215 |
/workspace/coverage/cover_reg_top/15.sram_ctrl_csr_rw.2928481468 |
|
|
Jan 17 03:53:30 PM PST 24 |
Jan 17 03:53:34 PM PST 24 |
33229564 ps |
T104 |
/workspace/coverage/cover_reg_top/3.sram_ctrl_csr_bit_bash.1663093945 |
|
|
Jan 17 03:52:48 PM PST 24 |
Jan 17 03:52:52 PM PST 24 |
351306267 ps |
T216 |
/workspace/coverage/cover_reg_top/0.sram_ctrl_csr_hw_reset.6229872 |
|
|
Jan 17 03:52:38 PM PST 24 |
Jan 17 03:52:42 PM PST 24 |
118562966 ps |
T217 |
/workspace/coverage/cover_reg_top/3.sram_ctrl_csr_mem_rw_with_rand_reset.1420232448 |
|
|
Jan 17 03:52:55 PM PST 24 |
Jan 17 03:53:09 PM PST 24 |
366313168 ps |
T218 |
/workspace/coverage/cover_reg_top/11.sram_ctrl_csr_mem_rw_with_rand_reset.855878840 |
|
|
Jan 17 03:53:13 PM PST 24 |
Jan 17 03:53:21 PM PST 24 |
712009745 ps |
T219 |
/workspace/coverage/cover_reg_top/2.sram_ctrl_passthru_mem_tl_intg_err.2962592072 |
|
|
Jan 17 03:52:38 PM PST 24 |
Jan 17 03:53:41 PM PST 24 |
14203700849 ps |
T220 |
/workspace/coverage/cover_reg_top/2.sram_ctrl_csr_rw.925164534 |
|
|
Jan 17 03:52:44 PM PST 24 |
Jan 17 03:52:47 PM PST 24 |
32652012 ps |
T221 |
/workspace/coverage/cover_reg_top/16.sram_ctrl_same_csr_outstanding.1710518611 |
|
|
Jan 17 03:53:30 PM PST 24 |
Jan 17 03:53:33 PM PST 24 |
94183159 ps |
T115 |
/workspace/coverage/cover_reg_top/19.sram_ctrl_passthru_mem_tl_intg_err.3129408651 |
|
|
Jan 17 03:53:32 PM PST 24 |
Jan 17 03:55:12 PM PST 24 |
7362539608 ps |
T116 |
/workspace/coverage/cover_reg_top/16.sram_ctrl_passthru_mem_tl_intg_err.3739831863 |
|
|
Jan 17 03:53:30 PM PST 24 |
Jan 17 03:55:15 PM PST 24 |
14104605480 ps |
T222 |
/workspace/coverage/cover_reg_top/16.sram_ctrl_tl_errors.1660914782 |
|
|
Jan 17 03:53:32 PM PST 24 |
Jan 17 03:53:37 PM PST 24 |
31677539 ps |
T223 |
/workspace/coverage/cover_reg_top/3.sram_ctrl_tl_errors.3696421566 |
|
|
Jan 17 03:52:45 PM PST 24 |
Jan 17 03:52:51 PM PST 24 |
143023749 ps |
T224 |
/workspace/coverage/cover_reg_top/12.sram_ctrl_csr_mem_rw_with_rand_reset.1781200280 |
|
|
Jan 17 03:53:24 PM PST 24 |
Jan 17 03:53:32 PM PST 24 |
3218149220 ps |
T225 |
/workspace/coverage/cover_reg_top/19.sram_ctrl_csr_mem_rw_with_rand_reset.853090455 |
|
|
Jan 17 03:53:35 PM PST 24 |
Jan 17 03:53:54 PM PST 24 |
1423481990 ps |
T226 |
/workspace/coverage/cover_reg_top/11.sram_ctrl_tl_errors.716931300 |
|
|
Jan 17 03:53:15 PM PST 24 |
Jan 17 03:53:19 PM PST 24 |
128594687 ps |
T227 |
/workspace/coverage/cover_reg_top/7.sram_ctrl_csr_rw.593139860 |
|
|
Jan 17 03:53:03 PM PST 24 |
Jan 17 03:53:05 PM PST 24 |
46505076 ps |
T228 |
/workspace/coverage/cover_reg_top/17.sram_ctrl_same_csr_outstanding.1270524391 |
|
|
Jan 17 03:53:25 PM PST 24 |
Jan 17 03:53:26 PM PST 24 |
31783859 ps |
T229 |
/workspace/coverage/cover_reg_top/10.sram_ctrl_passthru_mem_tl_intg_err.527534666 |
|
|
Jan 17 03:53:10 PM PST 24 |
Jan 17 03:54:11 PM PST 24 |
18485943797 ps |
T230 |
/workspace/coverage/cover_reg_top/6.sram_ctrl_same_csr_outstanding.935357363 |
|
|
Jan 17 03:53:05 PM PST 24 |
Jan 17 03:53:15 PM PST 24 |
20052960 ps |
T231 |
/workspace/coverage/cover_reg_top/1.sram_ctrl_tl_errors.2794089058 |
|
|
Jan 17 03:52:36 PM PST 24 |
Jan 17 03:52:43 PM PST 24 |
22133755 ps |
T232 |
/workspace/coverage/cover_reg_top/1.sram_ctrl_csr_hw_reset.398120546 |
|
|
Jan 17 03:52:41 PM PST 24 |
Jan 17 03:52:43 PM PST 24 |
55988911 ps |
T233 |
/workspace/coverage/cover_reg_top/13.sram_ctrl_same_csr_outstanding.3619059823 |
|
|
Jan 17 03:53:25 PM PST 24 |
Jan 17 03:53:27 PM PST 24 |
20932280 ps |
T136 |
/workspace/coverage/default/7.sram_ctrl_executable.2513927643 |
|
|
Jan 17 02:33:16 PM PST 24 |
Jan 17 02:35:57 PM PST 24 |
5976064566 ps |
T28 |
/workspace/coverage/default/28.sram_ctrl_alert_test.1164734470 |
|
|
Jan 17 02:40:53 PM PST 24 |
Jan 17 02:40:57 PM PST 24 |
20074763 ps |
T234 |
/workspace/coverage/default/34.sram_ctrl_ram_cfg.1579038170 |
|
|
Jan 17 02:42:42 PM PST 24 |
Jan 17 02:42:48 PM PST 24 |
1410563356 ps |
T235 |
/workspace/coverage/default/23.sram_ctrl_multiple_keys.2240535166 |
|
|
Jan 17 02:39:07 PM PST 24 |
Jan 17 02:58:55 PM PST 24 |
20132921040 ps |
T236 |
/workspace/coverage/default/1.sram_ctrl_access_during_key_req.1622911137 |
|
|
Jan 17 02:32:37 PM PST 24 |
Jan 17 02:41:49 PM PST 24 |
27453014884 ps |
T237 |
/workspace/coverage/default/21.sram_ctrl_stress_pipeline.1899019102 |
|
|
Jan 17 02:38:33 PM PST 24 |
Jan 17 02:42:51 PM PST 24 |
12943711503 ps |
T123 |
/workspace/coverage/default/25.sram_ctrl_regwen.24971818 |
|
|
Jan 17 02:39:56 PM PST 24 |
Jan 17 03:15:31 PM PST 24 |
3287774663 ps |
T124 |
/workspace/coverage/default/30.sram_ctrl_regwen.4082768013 |
|
|
Jan 17 02:41:34 PM PST 24 |
Jan 17 02:57:19 PM PST 24 |
4681159991 ps |
T7 |
/workspace/coverage/default/24.sram_ctrl_stress_all.567255026 |
|
|
Jan 17 02:39:44 PM PST 24 |
Jan 17 03:54:26 PM PST 24 |
275412597845 ps |
T8 |
/workspace/coverage/default/34.sram_ctrl_lc_escalation.1949342135 |
|
|
Jan 17 02:42:36 PM PST 24 |
Jan 17 02:44:39 PM PST 24 |
35300834710 ps |
T137 |
/workspace/coverage/default/44.sram_ctrl_regwen.4091057194 |
|
|
Jan 17 02:45:55 PM PST 24 |
Jan 17 03:04:44 PM PST 24 |
10836535188 ps |
T238 |
/workspace/coverage/default/12.sram_ctrl_multiple_keys.4074057418 |
|
|
Jan 17 02:34:24 PM PST 24 |
Jan 17 02:45:08 PM PST 24 |
11557982812 ps |
T239 |
/workspace/coverage/default/44.sram_ctrl_mem_walk.953823308 |
|
|
Jan 17 02:46:04 PM PST 24 |
Jan 17 02:51:49 PM PST 24 |
76551179736 ps |
T240 |
/workspace/coverage/default/33.sram_ctrl_bijection.3464058943 |
|
|
Jan 17 02:42:20 PM PST 24 |
Jan 17 03:11:54 PM PST 24 |
313567541932 ps |
T241 |
/workspace/coverage/default/40.sram_ctrl_bijection.3789441269 |
|
|
Jan 17 02:44:23 PM PST 24 |
Jan 17 03:24:14 PM PST 24 |
138460007437 ps |
T242 |
/workspace/coverage/default/9.sram_ctrl_ram_cfg.3406921051 |
|
|
Jan 17 02:33:59 PM PST 24 |
Jan 17 02:34:08 PM PST 24 |
1406156205 ps |
T243 |
/workspace/coverage/default/9.sram_ctrl_bijection.2423964107 |
|
|
Jan 17 02:34:17 PM PST 24 |
Jan 17 02:50:05 PM PST 24 |
200081408720 ps |
T244 |
/workspace/coverage/default/11.sram_ctrl_stress_pipeline.4212852293 |
|
|
Jan 17 02:34:09 PM PST 24 |
Jan 17 02:39:26 PM PST 24 |
72495508720 ps |
T245 |
/workspace/coverage/default/46.sram_ctrl_throughput_w_partial_write.2983636827 |
|
|
Jan 17 02:46:30 PM PST 24 |
Jan 17 02:48:14 PM PST 24 |
883104584 ps |
T246 |
/workspace/coverage/default/22.sram_ctrl_max_throughput.1358828382 |
|
|
Jan 17 02:38:54 PM PST 24 |
Jan 17 02:39:49 PM PST 24 |
2950739583 ps |
T247 |
/workspace/coverage/default/17.sram_ctrl_stress_pipeline.1113341018 |
|
|
Jan 17 02:36:38 PM PST 24 |
Jan 17 02:40:49 PM PST 24 |
2963724188 ps |
T9 |
/workspace/coverage/default/15.sram_ctrl_lc_escalation.3316494723 |
|
|
Jan 17 02:35:45 PM PST 24 |
Jan 17 02:36:53 PM PST 24 |
13088237646 ps |
T248 |
/workspace/coverage/default/40.sram_ctrl_access_during_key_req.1121711112 |
|
|
Jan 17 02:44:36 PM PST 24 |
Jan 17 03:01:55 PM PST 24 |
14044836346 ps |
T249 |
/workspace/coverage/default/43.sram_ctrl_throughput_w_partial_write.2016769797 |
|
|
Jan 17 02:45:36 PM PST 24 |
Jan 17 02:47:18 PM PST 24 |
769029586 ps |
T250 |
/workspace/coverage/default/13.sram_ctrl_access_during_key_req.294819108 |
|
|
Jan 17 02:34:56 PM PST 24 |
Jan 17 02:54:37 PM PST 24 |
11559873161 ps |
T251 |
/workspace/coverage/default/5.sram_ctrl_max_throughput.3409775813 |
|
|
Jan 17 02:33:00 PM PST 24 |
Jan 17 02:33:44 PM PST 24 |
726977530 ps |
T146 |
/workspace/coverage/default/10.sram_ctrl_multiple_keys.1700958920 |
|
|
Jan 17 02:37:37 PM PST 24 |
Jan 17 02:51:27 PM PST 24 |
30052665030 ps |
T252 |
/workspace/coverage/default/14.sram_ctrl_access_during_key_req.1909556764 |
|
|
Jan 17 02:35:25 PM PST 24 |
Jan 17 02:56:11 PM PST 24 |
10277078198 ps |
T152 |
/workspace/coverage/default/6.sram_ctrl_lc_escalation.2350142729 |
|
|
Jan 17 02:33:23 PM PST 24 |
Jan 17 02:33:42 PM PST 24 |
8104262088 ps |
T253 |
/workspace/coverage/default/5.sram_ctrl_stress_pipeline.2963312861 |
|
|
Jan 17 02:33:40 PM PST 24 |
Jan 17 02:39:49 PM PST 24 |
8929169192 ps |
T254 |
/workspace/coverage/default/33.sram_ctrl_max_throughput.224365006 |
|
|
Jan 17 02:42:25 PM PST 24 |
Jan 17 02:44:54 PM PST 24 |
1576965741 ps |
T255 |
/workspace/coverage/default/23.sram_ctrl_smoke.2847179620 |
|
|
Jan 17 02:39:06 PM PST 24 |
Jan 17 02:39:19 PM PST 24 |
716225781 ps |
T256 |
/workspace/coverage/default/3.sram_ctrl_partial_access_b2b.1190114786 |
|
|
Jan 17 02:32:31 PM PST 24 |
Jan 17 02:39:00 PM PST 24 |
6198425568 ps |
T33 |
/workspace/coverage/default/13.sram_ctrl_regwen.4046423030 |
|
|
Jan 17 02:34:55 PM PST 24 |
Jan 17 02:43:08 PM PST 24 |
9360012391 ps |
T257 |
/workspace/coverage/default/43.sram_ctrl_ram_cfg.1459063951 |
|
|
Jan 17 02:45:38 PM PST 24 |
Jan 17 02:45:45 PM PST 24 |
358958466 ps |
T258 |
/workspace/coverage/default/45.sram_ctrl_bijection.1731357841 |
|
|
Jan 17 02:46:14 PM PST 24 |
Jan 17 02:54:23 PM PST 24 |
19197375240 ps |
T51 |
/workspace/coverage/default/3.sram_ctrl_regwen.1411389218 |
|
|
Jan 17 02:32:51 PM PST 24 |
Jan 17 02:50:49 PM PST 24 |
12690539663 ps |
T259 |
/workspace/coverage/default/25.sram_ctrl_mem_partial_access.2659041989 |
|
|
Jan 17 02:40:01 PM PST 24 |
Jan 17 02:42:24 PM PST 24 |
1582345931 ps |
T29 |
/workspace/coverage/default/40.sram_ctrl_alert_test.2697440732 |
|
|
Jan 17 02:44:49 PM PST 24 |
Jan 17 02:44:50 PM PST 24 |
14059279 ps |
T260 |
/workspace/coverage/default/38.sram_ctrl_max_throughput.2280382356 |
|
|
Jan 17 02:43:43 PM PST 24 |
Jan 17 02:45:58 PM PST 24 |
3649426797 ps |
T52 |
/workspace/coverage/default/34.sram_ctrl_regwen.555651694 |
|
|
Jan 17 02:42:45 PM PST 24 |
Jan 17 03:00:43 PM PST 24 |
45461683086 ps |
T261 |
/workspace/coverage/default/16.sram_ctrl_bijection.3724478593 |
|
|
Jan 17 02:36:03 PM PST 24 |
Jan 17 03:11:39 PM PST 24 |
219576048604 ps |
T262 |
/workspace/coverage/default/10.sram_ctrl_stress_pipeline.3782685531 |
|
|
Jan 17 02:35:49 PM PST 24 |
Jan 17 02:39:24 PM PST 24 |
2762238511 ps |
T263 |
/workspace/coverage/default/14.sram_ctrl_bijection.1523121080 |
|
|
Jan 17 02:35:08 PM PST 24 |
Jan 17 02:55:55 PM PST 24 |
75991196156 ps |
T264 |
/workspace/coverage/default/41.sram_ctrl_throughput_w_partial_write.3696953322 |
|
|
Jan 17 02:44:59 PM PST 24 |
Jan 17 02:46:08 PM PST 24 |
5229116197 ps |
T265 |
/workspace/coverage/default/43.sram_ctrl_mem_walk.1349744850 |
|
|
Jan 17 02:45:39 PM PST 24 |
Jan 17 02:50:33 PM PST 24 |
82656568273 ps |
T266 |
/workspace/coverage/default/16.sram_ctrl_smoke.2699306828 |
|
|
Jan 17 02:36:07 PM PST 24 |
Jan 17 02:36:30 PM PST 24 |
3112106256 ps |
T267 |
/workspace/coverage/default/30.sram_ctrl_partial_access.601019795 |
|
|
Jan 17 02:41:20 PM PST 24 |
Jan 17 02:43:26 PM PST 24 |
1085503517 ps |
T126 |
/workspace/coverage/default/22.sram_ctrl_lc_escalation.2122877391 |
|
|
Jan 17 02:39:02 PM PST 24 |
Jan 17 02:39:21 PM PST 24 |
5548472993 ps |
T268 |
/workspace/coverage/default/33.sram_ctrl_alert_test.1299466387 |
|
|
Jan 17 02:42:29 PM PST 24 |
Jan 17 02:42:31 PM PST 24 |
43790984 ps |
T269 |
/workspace/coverage/default/29.sram_ctrl_stress_pipeline.4052991478 |
|
|
Jan 17 02:41:00 PM PST 24 |
Jan 17 02:46:23 PM PST 24 |
4384630040 ps |
T270 |
/workspace/coverage/default/39.sram_ctrl_partial_access_b2b.329195824 |
|
|
Jan 17 02:44:03 PM PST 24 |
Jan 17 02:52:06 PM PST 24 |
30141414349 ps |
T271 |
/workspace/coverage/default/0.sram_ctrl_executable.3153043083 |
|
|
Jan 17 02:32:13 PM PST 24 |
Jan 17 02:39:49 PM PST 24 |
59266350630 ps |
T127 |
/workspace/coverage/default/20.sram_ctrl_lc_escalation.2175350073 |
|
|
Jan 17 02:37:59 PM PST 24 |
Jan 17 02:39:32 PM PST 24 |
8587071725 ps |
T272 |
/workspace/coverage/default/8.sram_ctrl_lc_escalation.2070872481 |
|
|
Jan 17 02:34:37 PM PST 24 |
Jan 17 02:36:23 PM PST 24 |
9944704240 ps |
T273 |
/workspace/coverage/default/44.sram_ctrl_throughput_w_partial_write.621187676 |
|
|
Jan 17 02:45:53 PM PST 24 |
Jan 17 02:47:03 PM PST 24 |
745223717 ps |
T138 |
/workspace/coverage/default/20.sram_ctrl_regwen.662009915 |
|
|
Jan 17 02:38:07 PM PST 24 |
Jan 17 02:52:18 PM PST 24 |
7614863835 ps |
T34 |
/workspace/coverage/default/11.sram_ctrl_regwen.4019553326 |
|
|
Jan 17 02:34:17 PM PST 24 |
Jan 17 02:37:14 PM PST 24 |
11468549735 ps |
T274 |
/workspace/coverage/default/25.sram_ctrl_max_throughput.3834923363 |
|
|
Jan 17 02:39:54 PM PST 24 |
Jan 17 02:41:45 PM PST 24 |
783102505 ps |
T139 |
/workspace/coverage/default/45.sram_ctrl_stress_all.1289746000 |
|
|
Jan 17 02:46:24 PM PST 24 |
Jan 17 03:50:22 PM PST 24 |
60668381316 ps |
T275 |
/workspace/coverage/default/6.sram_ctrl_mem_walk.1351560501 |
|
|
Jan 17 02:33:32 PM PST 24 |
Jan 17 02:37:45 PM PST 24 |
4110378734 ps |
T151 |
/workspace/coverage/default/46.sram_ctrl_multiple_keys.4252024369 |
|
|
Jan 17 02:46:30 PM PST 24 |
Jan 17 03:15:58 PM PST 24 |
19917008415 ps |
T276 |
/workspace/coverage/default/18.sram_ctrl_stress_pipeline.1717886336 |
|
|
Jan 17 02:37:06 PM PST 24 |
Jan 17 02:42:02 PM PST 24 |
14961362590 ps |
T142 |
/workspace/coverage/default/35.sram_ctrl_regwen.64855845 |
|
|
Jan 17 02:43:06 PM PST 24 |
Jan 17 02:45:24 PM PST 24 |
1844002572 ps |