Name |
/workspace/coverage/cover_reg_top/0.sram_ctrl_csr_aliasing.1236966838 |
/workspace/coverage/cover_reg_top/0.sram_ctrl_csr_bit_bash.416421389 |
/workspace/coverage/cover_reg_top/0.sram_ctrl_csr_hw_reset.2728591023 |
/workspace/coverage/cover_reg_top/0.sram_ctrl_csr_mem_rw_with_rand_reset.1460803147 |
/workspace/coverage/cover_reg_top/0.sram_ctrl_csr_rw.730143021 |
/workspace/coverage/cover_reg_top/0.sram_ctrl_passthru_mem_tl_intg_err.2122847921 |
/workspace/coverage/cover_reg_top/0.sram_ctrl_same_csr_outstanding.2825592418 |
/workspace/coverage/cover_reg_top/0.sram_ctrl_tl_errors.770950173 |
/workspace/coverage/cover_reg_top/1.sram_ctrl_csr_aliasing.1065871941 |
/workspace/coverage/cover_reg_top/1.sram_ctrl_csr_bit_bash.3120628427 |
/workspace/coverage/cover_reg_top/1.sram_ctrl_csr_hw_reset.1547292698 |
/workspace/coverage/cover_reg_top/1.sram_ctrl_csr_mem_rw_with_rand_reset.142186953 |
/workspace/coverage/cover_reg_top/1.sram_ctrl_passthru_mem_tl_intg_err.3050747917 |
/workspace/coverage/cover_reg_top/1.sram_ctrl_same_csr_outstanding.4084316521 |
/workspace/coverage/cover_reg_top/1.sram_ctrl_tl_errors.2482032618 |
/workspace/coverage/cover_reg_top/10.sram_ctrl_csr_mem_rw_with_rand_reset.2115890984 |
/workspace/coverage/cover_reg_top/10.sram_ctrl_csr_rw.363668039 |
/workspace/coverage/cover_reg_top/10.sram_ctrl_passthru_mem_tl_intg_err.3146769915 |
/workspace/coverage/cover_reg_top/10.sram_ctrl_same_csr_outstanding.685399644 |
/workspace/coverage/cover_reg_top/10.sram_ctrl_tl_errors.1502703539 |
/workspace/coverage/cover_reg_top/10.sram_ctrl_tl_intg_err.3101772580 |
/workspace/coverage/cover_reg_top/11.sram_ctrl_csr_mem_rw_with_rand_reset.3499817463 |
/workspace/coverage/cover_reg_top/11.sram_ctrl_csr_rw.3976687764 |
/workspace/coverage/cover_reg_top/11.sram_ctrl_passthru_mem_tl_intg_err.2589574609 |
/workspace/coverage/cover_reg_top/11.sram_ctrl_same_csr_outstanding.3137568497 |
/workspace/coverage/cover_reg_top/11.sram_ctrl_tl_errors.1786441336 |
/workspace/coverage/cover_reg_top/12.sram_ctrl_csr_mem_rw_with_rand_reset.1574032700 |
/workspace/coverage/cover_reg_top/12.sram_ctrl_csr_rw.2538860176 |
/workspace/coverage/cover_reg_top/12.sram_ctrl_passthru_mem_tl_intg_err.965692173 |
/workspace/coverage/cover_reg_top/12.sram_ctrl_same_csr_outstanding.2019406851 |
/workspace/coverage/cover_reg_top/12.sram_ctrl_tl_errors.546641364 |
/workspace/coverage/cover_reg_top/12.sram_ctrl_tl_intg_err.1409598116 |
/workspace/coverage/cover_reg_top/13.sram_ctrl_csr_mem_rw_with_rand_reset.189218792 |
/workspace/coverage/cover_reg_top/13.sram_ctrl_csr_rw.2545344216 |
/workspace/coverage/cover_reg_top/13.sram_ctrl_passthru_mem_tl_intg_err.3606217690 |
/workspace/coverage/cover_reg_top/13.sram_ctrl_same_csr_outstanding.4116121850 |
/workspace/coverage/cover_reg_top/13.sram_ctrl_tl_errors.1164919650 |
/workspace/coverage/cover_reg_top/13.sram_ctrl_tl_intg_err.1984537450 |
/workspace/coverage/cover_reg_top/14.sram_ctrl_csr_mem_rw_with_rand_reset.2831038844 |
/workspace/coverage/cover_reg_top/14.sram_ctrl_csr_rw.1499122651 |
/workspace/coverage/cover_reg_top/14.sram_ctrl_passthru_mem_tl_intg_err.845126173 |
/workspace/coverage/cover_reg_top/14.sram_ctrl_same_csr_outstanding.3906014044 |
/workspace/coverage/cover_reg_top/14.sram_ctrl_tl_errors.3068961945 |
/workspace/coverage/cover_reg_top/14.sram_ctrl_tl_intg_err.913856799 |
/workspace/coverage/cover_reg_top/15.sram_ctrl_csr_mem_rw_with_rand_reset.2809163532 |
/workspace/coverage/cover_reg_top/15.sram_ctrl_csr_rw.483743167 |
/workspace/coverage/cover_reg_top/15.sram_ctrl_passthru_mem_tl_intg_err.3490010716 |
/workspace/coverage/cover_reg_top/15.sram_ctrl_same_csr_outstanding.2138505811 |
/workspace/coverage/cover_reg_top/15.sram_ctrl_tl_errors.1899928653 |
/workspace/coverage/cover_reg_top/15.sram_ctrl_tl_intg_err.1842758401 |
/workspace/coverage/cover_reg_top/16.sram_ctrl_csr_mem_rw_with_rand_reset.61140369 |
/workspace/coverage/cover_reg_top/16.sram_ctrl_csr_rw.3009580278 |
/workspace/coverage/cover_reg_top/16.sram_ctrl_passthru_mem_tl_intg_err.1446199852 |
/workspace/coverage/cover_reg_top/16.sram_ctrl_same_csr_outstanding.3937064269 |
/workspace/coverage/cover_reg_top/16.sram_ctrl_tl_errors.3443578041 |
/workspace/coverage/cover_reg_top/16.sram_ctrl_tl_intg_err.1072997071 |
/workspace/coverage/cover_reg_top/17.sram_ctrl_csr_mem_rw_with_rand_reset.1032660657 |
/workspace/coverage/cover_reg_top/17.sram_ctrl_csr_rw.721630483 |
/workspace/coverage/cover_reg_top/17.sram_ctrl_passthru_mem_tl_intg_err.4097419827 |
/workspace/coverage/cover_reg_top/17.sram_ctrl_same_csr_outstanding.1995887732 |
/workspace/coverage/cover_reg_top/17.sram_ctrl_tl_errors.3912962922 |
/workspace/coverage/cover_reg_top/17.sram_ctrl_tl_intg_err.2237949567 |
/workspace/coverage/cover_reg_top/18.sram_ctrl_csr_mem_rw_with_rand_reset.4105947088 |
/workspace/coverage/cover_reg_top/18.sram_ctrl_csr_rw.3065956085 |
/workspace/coverage/cover_reg_top/18.sram_ctrl_passthru_mem_tl_intg_err.2343026579 |
/workspace/coverage/cover_reg_top/18.sram_ctrl_same_csr_outstanding.2593456314 |
/workspace/coverage/cover_reg_top/18.sram_ctrl_tl_errors.1656398061 |
/workspace/coverage/cover_reg_top/18.sram_ctrl_tl_intg_err.801624945 |
/workspace/coverage/cover_reg_top/19.sram_ctrl_csr_mem_rw_with_rand_reset.209305812 |
/workspace/coverage/cover_reg_top/19.sram_ctrl_csr_rw.3501900213 |
/workspace/coverage/cover_reg_top/19.sram_ctrl_passthru_mem_tl_intg_err.2023652737 |
/workspace/coverage/cover_reg_top/19.sram_ctrl_same_csr_outstanding.3408695501 |
/workspace/coverage/cover_reg_top/19.sram_ctrl_tl_errors.4187641745 |
/workspace/coverage/cover_reg_top/19.sram_ctrl_tl_intg_err.2047788861 |
/workspace/coverage/cover_reg_top/2.sram_ctrl_csr_aliasing.3085303378 |
/workspace/coverage/cover_reg_top/2.sram_ctrl_csr_bit_bash.4192096582 |
/workspace/coverage/cover_reg_top/2.sram_ctrl_csr_hw_reset.2576713327 |
/workspace/coverage/cover_reg_top/2.sram_ctrl_csr_mem_rw_with_rand_reset.3369310003 |
/workspace/coverage/cover_reg_top/2.sram_ctrl_csr_rw.2938396808 |
/workspace/coverage/cover_reg_top/2.sram_ctrl_same_csr_outstanding.3320725545 |
/workspace/coverage/cover_reg_top/2.sram_ctrl_tl_errors.3716884535 |
/workspace/coverage/cover_reg_top/2.sram_ctrl_tl_intg_err.2130417867 |
/workspace/coverage/cover_reg_top/3.sram_ctrl_csr_aliasing.2865016787 |
/workspace/coverage/cover_reg_top/3.sram_ctrl_csr_bit_bash.683357262 |
/workspace/coverage/cover_reg_top/3.sram_ctrl_csr_hw_reset.1561874360 |
/workspace/coverage/cover_reg_top/3.sram_ctrl_csr_mem_rw_with_rand_reset.754518288 |
/workspace/coverage/cover_reg_top/3.sram_ctrl_csr_rw.2447700199 |
/workspace/coverage/cover_reg_top/3.sram_ctrl_passthru_mem_tl_intg_err.3392467555 |
/workspace/coverage/cover_reg_top/3.sram_ctrl_same_csr_outstanding.3193937948 |
/workspace/coverage/cover_reg_top/3.sram_ctrl_tl_errors.1039211649 |
/workspace/coverage/cover_reg_top/3.sram_ctrl_tl_intg_err.4060347178 |
/workspace/coverage/cover_reg_top/4.sram_ctrl_csr_aliasing.170038368 |
/workspace/coverage/cover_reg_top/4.sram_ctrl_csr_bit_bash.2243964938 |
/workspace/coverage/cover_reg_top/4.sram_ctrl_csr_hw_reset.2121668622 |
/workspace/coverage/cover_reg_top/4.sram_ctrl_csr_mem_rw_with_rand_reset.3398299528 |
/workspace/coverage/cover_reg_top/4.sram_ctrl_csr_rw.512101763 |
/workspace/coverage/cover_reg_top/4.sram_ctrl_passthru_mem_tl_intg_err.26513819 |
/workspace/coverage/cover_reg_top/4.sram_ctrl_same_csr_outstanding.2227061480 |
/workspace/coverage/cover_reg_top/4.sram_ctrl_tl_errors.2181118126 |
/workspace/coverage/cover_reg_top/4.sram_ctrl_tl_intg_err.3120841348 |
/workspace/coverage/cover_reg_top/5.sram_ctrl_csr_mem_rw_with_rand_reset.1482344834 |
/workspace/coverage/cover_reg_top/5.sram_ctrl_csr_rw.2650300790 |
/workspace/coverage/cover_reg_top/5.sram_ctrl_passthru_mem_tl_intg_err.2788229336 |
/workspace/coverage/cover_reg_top/5.sram_ctrl_same_csr_outstanding.1560948681 |
/workspace/coverage/cover_reg_top/5.sram_ctrl_tl_errors.28044894 |
/workspace/coverage/cover_reg_top/6.sram_ctrl_csr_mem_rw_with_rand_reset.3423210185 |
/workspace/coverage/cover_reg_top/6.sram_ctrl_csr_rw.1980278698 |
/workspace/coverage/cover_reg_top/6.sram_ctrl_passthru_mem_tl_intg_err.59158562 |
/workspace/coverage/cover_reg_top/6.sram_ctrl_same_csr_outstanding.1226387530 |
/workspace/coverage/cover_reg_top/6.sram_ctrl_tl_errors.2832343366 |
/workspace/coverage/cover_reg_top/6.sram_ctrl_tl_intg_err.3467791933 |
/workspace/coverage/cover_reg_top/7.sram_ctrl_csr_mem_rw_with_rand_reset.1204729351 |
/workspace/coverage/cover_reg_top/7.sram_ctrl_csr_rw.72349571 |
/workspace/coverage/cover_reg_top/7.sram_ctrl_passthru_mem_tl_intg_err.2279536830 |
/workspace/coverage/cover_reg_top/7.sram_ctrl_same_csr_outstanding.3934522122 |
/workspace/coverage/cover_reg_top/7.sram_ctrl_tl_errors.392547790 |
/workspace/coverage/cover_reg_top/7.sram_ctrl_tl_intg_err.1549344094 |
/workspace/coverage/cover_reg_top/8.sram_ctrl_csr_mem_rw_with_rand_reset.321175874 |
/workspace/coverage/cover_reg_top/8.sram_ctrl_csr_rw.629631855 |
/workspace/coverage/cover_reg_top/8.sram_ctrl_passthru_mem_tl_intg_err.2724993479 |
/workspace/coverage/cover_reg_top/8.sram_ctrl_same_csr_outstanding.2584207592 |
/workspace/coverage/cover_reg_top/8.sram_ctrl_tl_errors.2967035866 |
/workspace/coverage/cover_reg_top/8.sram_ctrl_tl_intg_err.3927165545 |
/workspace/coverage/cover_reg_top/9.sram_ctrl_csr_mem_rw_with_rand_reset.2449837225 |
/workspace/coverage/cover_reg_top/9.sram_ctrl_csr_rw.4075295921 |
/workspace/coverage/cover_reg_top/9.sram_ctrl_passthru_mem_tl_intg_err.2891816321 |
/workspace/coverage/cover_reg_top/9.sram_ctrl_same_csr_outstanding.4064132876 |
/workspace/coverage/cover_reg_top/9.sram_ctrl_tl_errors.892645955 |
/workspace/coverage/cover_reg_top/9.sram_ctrl_tl_intg_err.3543090904 |
/workspace/coverage/default/0.sram_ctrl_access_during_key_req.3674248337 |
/workspace/coverage/default/0.sram_ctrl_alert_test.3128535515 |
/workspace/coverage/default/0.sram_ctrl_bijection.1361997088 |
/workspace/coverage/default/0.sram_ctrl_executable.2617623206 |
/workspace/coverage/default/0.sram_ctrl_lc_escalation.4269226419 |
/workspace/coverage/default/0.sram_ctrl_max_throughput.3292225909 |
/workspace/coverage/default/0.sram_ctrl_mem_partial_access.2918722060 |
/workspace/coverage/default/0.sram_ctrl_mem_walk.3185379592 |
/workspace/coverage/default/0.sram_ctrl_multiple_keys.1416258031 |
/workspace/coverage/default/0.sram_ctrl_partial_access.679445490 |
/workspace/coverage/default/0.sram_ctrl_partial_access_b2b.238288677 |
/workspace/coverage/default/0.sram_ctrl_ram_cfg.114816163 |
/workspace/coverage/default/0.sram_ctrl_regwen.631180721 |
/workspace/coverage/default/0.sram_ctrl_sec_cm.971878538 |
/workspace/coverage/default/0.sram_ctrl_smoke.3700374745 |
/workspace/coverage/default/0.sram_ctrl_stress_all.1511522994 |
/workspace/coverage/default/0.sram_ctrl_stress_all_with_rand_reset.3392686809 |
/workspace/coverage/default/0.sram_ctrl_stress_pipeline.52820848 |
/workspace/coverage/default/0.sram_ctrl_throughput_w_partial_write.1399968361 |
/workspace/coverage/default/1.sram_ctrl_access_during_key_req.1988166215 |
/workspace/coverage/default/1.sram_ctrl_bijection.161309196 |
/workspace/coverage/default/1.sram_ctrl_executable.743236220 |
/workspace/coverage/default/1.sram_ctrl_lc_escalation.3559257627 |
/workspace/coverage/default/1.sram_ctrl_max_throughput.108318023 |
/workspace/coverage/default/1.sram_ctrl_mem_partial_access.3283303019 |
/workspace/coverage/default/1.sram_ctrl_mem_walk.3672513509 |
/workspace/coverage/default/1.sram_ctrl_multiple_keys.1291456247 |
/workspace/coverage/default/1.sram_ctrl_partial_access.1890722611 |
/workspace/coverage/default/1.sram_ctrl_partial_access_b2b.3333837051 |
/workspace/coverage/default/1.sram_ctrl_ram_cfg.584361709 |
/workspace/coverage/default/1.sram_ctrl_regwen.4237892372 |
/workspace/coverage/default/1.sram_ctrl_smoke.2637300999 |
/workspace/coverage/default/1.sram_ctrl_stress_all.982485689 |
/workspace/coverage/default/1.sram_ctrl_stress_pipeline.4117269644 |
/workspace/coverage/default/1.sram_ctrl_throughput_w_partial_write.2073536294 |
/workspace/coverage/default/10.sram_ctrl_access_during_key_req.2156518800 |
/workspace/coverage/default/10.sram_ctrl_alert_test.563302410 |
/workspace/coverage/default/10.sram_ctrl_bijection.2117764822 |
/workspace/coverage/default/10.sram_ctrl_executable.3257150489 |
/workspace/coverage/default/10.sram_ctrl_lc_escalation.2942931138 |
/workspace/coverage/default/10.sram_ctrl_max_throughput.58561199 |
/workspace/coverage/default/10.sram_ctrl_mem_partial_access.1710336491 |
/workspace/coverage/default/10.sram_ctrl_mem_walk.1154790388 |
/workspace/coverage/default/10.sram_ctrl_multiple_keys.3327139928 |
/workspace/coverage/default/10.sram_ctrl_partial_access.2084608901 |
/workspace/coverage/default/10.sram_ctrl_partial_access_b2b.2930173987 |
/workspace/coverage/default/10.sram_ctrl_ram_cfg.736995266 |
/workspace/coverage/default/10.sram_ctrl_regwen.2373710980 |
/workspace/coverage/default/10.sram_ctrl_smoke.4149019957 |
/workspace/coverage/default/10.sram_ctrl_stress_all.2590214853 |
/workspace/coverage/default/10.sram_ctrl_stress_all_with_rand_reset.1875483704 |
/workspace/coverage/default/10.sram_ctrl_stress_pipeline.2803587593 |
/workspace/coverage/default/10.sram_ctrl_throughput_w_partial_write.1247694516 |
/workspace/coverage/default/11.sram_ctrl_access_during_key_req.1825759081 |
/workspace/coverage/default/11.sram_ctrl_alert_test.2503794624 |
/workspace/coverage/default/11.sram_ctrl_bijection.1134465592 |
/workspace/coverage/default/11.sram_ctrl_executable.3762926554 |
/workspace/coverage/default/11.sram_ctrl_lc_escalation.673140083 |
/workspace/coverage/default/11.sram_ctrl_max_throughput.271929787 |
/workspace/coverage/default/11.sram_ctrl_mem_partial_access.1270727915 |
/workspace/coverage/default/11.sram_ctrl_mem_walk.750954842 |
/workspace/coverage/default/11.sram_ctrl_multiple_keys.1846448383 |
/workspace/coverage/default/11.sram_ctrl_partial_access.1110814553 |
/workspace/coverage/default/11.sram_ctrl_partial_access_b2b.1162229155 |
/workspace/coverage/default/11.sram_ctrl_ram_cfg.2187730646 |
/workspace/coverage/default/11.sram_ctrl_regwen.4021120507 |
/workspace/coverage/default/11.sram_ctrl_smoke.3693912198 |
/workspace/coverage/default/11.sram_ctrl_stress_pipeline.3171907374 |
/workspace/coverage/default/11.sram_ctrl_throughput_w_partial_write.1207245675 |
/workspace/coverage/default/12.sram_ctrl_access_during_key_req.3469088802 |
/workspace/coverage/default/12.sram_ctrl_alert_test.3863249601 |
/workspace/coverage/default/12.sram_ctrl_bijection.764688420 |
/workspace/coverage/default/12.sram_ctrl_executable.1409942153 |
/workspace/coverage/default/12.sram_ctrl_lc_escalation.968166391 |
/workspace/coverage/default/12.sram_ctrl_max_throughput.750685386 |
/workspace/coverage/default/12.sram_ctrl_mem_partial_access.2453599387 |
/workspace/coverage/default/12.sram_ctrl_mem_walk.2161721539 |
/workspace/coverage/default/12.sram_ctrl_multiple_keys.2908234711 |
/workspace/coverage/default/12.sram_ctrl_partial_access.3331960855 |
/workspace/coverage/default/12.sram_ctrl_partial_access_b2b.2897784874 |
/workspace/coverage/default/12.sram_ctrl_regwen.1751524529 |
/workspace/coverage/default/12.sram_ctrl_smoke.2865898689 |
/workspace/coverage/default/12.sram_ctrl_stress_all.1405851511 |
/workspace/coverage/default/12.sram_ctrl_stress_all_with_rand_reset.3782159779 |
/workspace/coverage/default/12.sram_ctrl_stress_pipeline.3792126437 |
/workspace/coverage/default/12.sram_ctrl_throughput_w_partial_write.520242444 |
/workspace/coverage/default/13.sram_ctrl_access_during_key_req.4064393483 |
/workspace/coverage/default/13.sram_ctrl_alert_test.1539380844 |
/workspace/coverage/default/13.sram_ctrl_bijection.2619706884 |
/workspace/coverage/default/13.sram_ctrl_executable.2171487575 |
/workspace/coverage/default/13.sram_ctrl_lc_escalation.617469498 |
/workspace/coverage/default/13.sram_ctrl_max_throughput.218902116 |
/workspace/coverage/default/13.sram_ctrl_mem_partial_access.479818879 |
/workspace/coverage/default/13.sram_ctrl_mem_walk.3027778136 |
/workspace/coverage/default/13.sram_ctrl_multiple_keys.1848347991 |
/workspace/coverage/default/13.sram_ctrl_partial_access.713275718 |
/workspace/coverage/default/13.sram_ctrl_partial_access_b2b.4219966332 |
/workspace/coverage/default/13.sram_ctrl_ram_cfg.4262726912 |
/workspace/coverage/default/13.sram_ctrl_regwen.1026836612 |
/workspace/coverage/default/13.sram_ctrl_smoke.1354324197 |
/workspace/coverage/default/13.sram_ctrl_stress_all.428121890 |
/workspace/coverage/default/13.sram_ctrl_stress_pipeline.2483252426 |
/workspace/coverage/default/13.sram_ctrl_throughput_w_partial_write.3320114675 |
/workspace/coverage/default/14.sram_ctrl_access_during_key_req.123205279 |
/workspace/coverage/default/14.sram_ctrl_alert_test.1400591979 |
/workspace/coverage/default/14.sram_ctrl_bijection.471682009 |
/workspace/coverage/default/14.sram_ctrl_executable.366784492 |
/workspace/coverage/default/14.sram_ctrl_lc_escalation.1947714506 |
/workspace/coverage/default/14.sram_ctrl_max_throughput.739902926 |
/workspace/coverage/default/14.sram_ctrl_mem_partial_access.2937271486 |
/workspace/coverage/default/14.sram_ctrl_mem_walk.715616146 |
/workspace/coverage/default/14.sram_ctrl_multiple_keys.4272294124 |
/workspace/coverage/default/14.sram_ctrl_partial_access.1349010742 |
/workspace/coverage/default/14.sram_ctrl_partial_access_b2b.1978470003 |
/workspace/coverage/default/14.sram_ctrl_ram_cfg.1062486342 |
/workspace/coverage/default/14.sram_ctrl_regwen.1792229474 |
/workspace/coverage/default/14.sram_ctrl_smoke.1570022680 |
/workspace/coverage/default/14.sram_ctrl_stress_all.1448555056 |
/workspace/coverage/default/14.sram_ctrl_stress_pipeline.3942296888 |
/workspace/coverage/default/14.sram_ctrl_throughput_w_partial_write.249173644 |
/workspace/coverage/default/15.sram_ctrl_access_during_key_req.2852350659 |
/workspace/coverage/default/15.sram_ctrl_alert_test.1218637178 |
/workspace/coverage/default/15.sram_ctrl_bijection.4169800046 |
/workspace/coverage/default/15.sram_ctrl_executable.1600590498 |
/workspace/coverage/default/15.sram_ctrl_lc_escalation.927919038 |
/workspace/coverage/default/15.sram_ctrl_max_throughput.1026561881 |
/workspace/coverage/default/15.sram_ctrl_mem_partial_access.409890342 |
/workspace/coverage/default/15.sram_ctrl_mem_walk.757732582 |
/workspace/coverage/default/15.sram_ctrl_multiple_keys.2946320420 |
/workspace/coverage/default/15.sram_ctrl_partial_access.4249176141 |
/workspace/coverage/default/15.sram_ctrl_partial_access_b2b.4265795449 |
/workspace/coverage/default/15.sram_ctrl_ram_cfg.1615014182 |
/workspace/coverage/default/15.sram_ctrl_regwen.4119632153 |
/workspace/coverage/default/15.sram_ctrl_smoke.2130369665 |
/workspace/coverage/default/15.sram_ctrl_stress_all.2715198080 |
/workspace/coverage/default/15.sram_ctrl_stress_all_with_rand_reset.3650904930 |
/workspace/coverage/default/15.sram_ctrl_stress_pipeline.3851451184 |
/workspace/coverage/default/15.sram_ctrl_throughput_w_partial_write.2311423854 |
/workspace/coverage/default/16.sram_ctrl_access_during_key_req.2698069555 |
/workspace/coverage/default/16.sram_ctrl_alert_test.1970693768 |
/workspace/coverage/default/16.sram_ctrl_bijection.420345231 |
/workspace/coverage/default/16.sram_ctrl_executable.2163246415 |
/workspace/coverage/default/16.sram_ctrl_lc_escalation.3807736221 |
/workspace/coverage/default/16.sram_ctrl_max_throughput.1944737110 |
/workspace/coverage/default/16.sram_ctrl_mem_partial_access.2894296420 |
/workspace/coverage/default/16.sram_ctrl_mem_walk.2741948609 |
/workspace/coverage/default/16.sram_ctrl_multiple_keys.2812971064 |
/workspace/coverage/default/16.sram_ctrl_partial_access.1234295839 |
/workspace/coverage/default/16.sram_ctrl_partial_access_b2b.1585444817 |
/workspace/coverage/default/16.sram_ctrl_ram_cfg.2641695366 |
/workspace/coverage/default/16.sram_ctrl_regwen.1429576737 |
/workspace/coverage/default/16.sram_ctrl_smoke.2267089426 |
/workspace/coverage/default/16.sram_ctrl_stress_all.1302871683 |
/workspace/coverage/default/16.sram_ctrl_stress_all_with_rand_reset.2258206972 |
/workspace/coverage/default/16.sram_ctrl_stress_pipeline.241311520 |
/workspace/coverage/default/16.sram_ctrl_throughput_w_partial_write.3892774632 |
/workspace/coverage/default/17.sram_ctrl_access_during_key_req.2111715376 |
/workspace/coverage/default/17.sram_ctrl_alert_test.2653056632 |
/workspace/coverage/default/17.sram_ctrl_bijection.1903230815 |
/workspace/coverage/default/17.sram_ctrl_executable.1384166744 |
/workspace/coverage/default/17.sram_ctrl_lc_escalation.2559224441 |
/workspace/coverage/default/17.sram_ctrl_max_throughput.214506255 |
/workspace/coverage/default/17.sram_ctrl_mem_partial_access.3578164825 |
/workspace/coverage/default/17.sram_ctrl_mem_walk.4133239675 |
/workspace/coverage/default/17.sram_ctrl_multiple_keys.1125034308 |
/workspace/coverage/default/17.sram_ctrl_partial_access.694434759 |
/workspace/coverage/default/17.sram_ctrl_partial_access_b2b.3973460421 |
/workspace/coverage/default/17.sram_ctrl_ram_cfg.1266367471 |
/workspace/coverage/default/17.sram_ctrl_regwen.442123168 |
/workspace/coverage/default/17.sram_ctrl_smoke.1652605291 |
/workspace/coverage/default/17.sram_ctrl_stress_all.3471479901 |
/workspace/coverage/default/17.sram_ctrl_stress_all_with_rand_reset.2086533354 |
/workspace/coverage/default/17.sram_ctrl_stress_pipeline.1436841047 |
/workspace/coverage/default/17.sram_ctrl_throughput_w_partial_write.3877938279 |
/workspace/coverage/default/18.sram_ctrl_access_during_key_req.3367732426 |
/workspace/coverage/default/18.sram_ctrl_alert_test.1593715737 |
/workspace/coverage/default/18.sram_ctrl_bijection.1648297740 |
/workspace/coverage/default/18.sram_ctrl_executable.1175859234 |
/workspace/coverage/default/18.sram_ctrl_lc_escalation.1439032825 |
/workspace/coverage/default/18.sram_ctrl_max_throughput.415797551 |
/workspace/coverage/default/18.sram_ctrl_mem_partial_access.4093140297 |
/workspace/coverage/default/18.sram_ctrl_mem_walk.2844680351 |
/workspace/coverage/default/18.sram_ctrl_multiple_keys.1291748744 |
/workspace/coverage/default/18.sram_ctrl_partial_access.292029669 |
/workspace/coverage/default/18.sram_ctrl_partial_access_b2b.3655821510 |
/workspace/coverage/default/18.sram_ctrl_ram_cfg.2714740134 |
/workspace/coverage/default/18.sram_ctrl_regwen.2016544811 |
/workspace/coverage/default/18.sram_ctrl_smoke.660839426 |
/workspace/coverage/default/18.sram_ctrl_stress_all_with_rand_reset.2301833719 |
/workspace/coverage/default/18.sram_ctrl_stress_pipeline.571191697 |
/workspace/coverage/default/18.sram_ctrl_throughput_w_partial_write.1831697338 |
/workspace/coverage/default/19.sram_ctrl_access_during_key_req.3789924243 |
/workspace/coverage/default/19.sram_ctrl_alert_test.2686957533 |
/workspace/coverage/default/19.sram_ctrl_bijection.2005500841 |
/workspace/coverage/default/19.sram_ctrl_executable.2278465096 |
/workspace/coverage/default/19.sram_ctrl_lc_escalation.665612170 |
/workspace/coverage/default/19.sram_ctrl_max_throughput.2784162555 |
/workspace/coverage/default/19.sram_ctrl_mem_partial_access.4052893840 |
/workspace/coverage/default/19.sram_ctrl_mem_walk.1099848384 |
/workspace/coverage/default/19.sram_ctrl_multiple_keys.1343107340 |
/workspace/coverage/default/19.sram_ctrl_partial_access.1802426818 |
/workspace/coverage/default/19.sram_ctrl_partial_access_b2b.624178761 |
/workspace/coverage/default/19.sram_ctrl_ram_cfg.3400716467 |
/workspace/coverage/default/19.sram_ctrl_regwen.220478098 |
/workspace/coverage/default/19.sram_ctrl_smoke.601848565 |
/workspace/coverage/default/19.sram_ctrl_stress_all.4183722786 |
/workspace/coverage/default/19.sram_ctrl_stress_pipeline.165212384 |
/workspace/coverage/default/19.sram_ctrl_throughput_w_partial_write.2559767078 |
/workspace/coverage/default/2.sram_ctrl_access_during_key_req.855762000 |
/workspace/coverage/default/2.sram_ctrl_alert_test.1936792158 |
/workspace/coverage/default/2.sram_ctrl_bijection.1810556484 |
/workspace/coverage/default/2.sram_ctrl_executable.2236812849 |
/workspace/coverage/default/2.sram_ctrl_lc_escalation.2602871047 |
/workspace/coverage/default/2.sram_ctrl_max_throughput.3040829165 |
/workspace/coverage/default/2.sram_ctrl_mem_partial_access.1627045439 |
/workspace/coverage/default/2.sram_ctrl_mem_walk.2461405423 |
/workspace/coverage/default/2.sram_ctrl_multiple_keys.1679553237 |
/workspace/coverage/default/2.sram_ctrl_partial_access.3527227697 |
/workspace/coverage/default/2.sram_ctrl_partial_access_b2b.949098830 |
/workspace/coverage/default/2.sram_ctrl_ram_cfg.1793700381 |
/workspace/coverage/default/2.sram_ctrl_regwen.4135094364 |
/workspace/coverage/default/2.sram_ctrl_sec_cm.1938586044 |
/workspace/coverage/default/2.sram_ctrl_smoke.1877496448 |
/workspace/coverage/default/2.sram_ctrl_stress_all.1878362412 |
/workspace/coverage/default/2.sram_ctrl_stress_all_with_rand_reset.2035535897 |
/workspace/coverage/default/2.sram_ctrl_stress_pipeline.3922196665 |
/workspace/coverage/default/2.sram_ctrl_throughput_w_partial_write.474113134 |
/workspace/coverage/default/20.sram_ctrl_access_during_key_req.3073285389 |
/workspace/coverage/default/20.sram_ctrl_alert_test.1170142951 |
/workspace/coverage/default/20.sram_ctrl_bijection.2943656711 |
/workspace/coverage/default/20.sram_ctrl_executable.723396332 |
/workspace/coverage/default/20.sram_ctrl_lc_escalation.3269706194 |
/workspace/coverage/default/20.sram_ctrl_max_throughput.1092156145 |
/workspace/coverage/default/20.sram_ctrl_mem_partial_access.2735914293 |
/workspace/coverage/default/20.sram_ctrl_mem_walk.489499276 |
/workspace/coverage/default/20.sram_ctrl_multiple_keys.1576735418 |
/workspace/coverage/default/20.sram_ctrl_partial_access.768951498 |
/workspace/coverage/default/20.sram_ctrl_partial_access_b2b.130191980 |
/workspace/coverage/default/20.sram_ctrl_ram_cfg.2956769329 |
/workspace/coverage/default/20.sram_ctrl_regwen.613344658 |
/workspace/coverage/default/20.sram_ctrl_smoke.1708099796 |
/workspace/coverage/default/20.sram_ctrl_stress_all_with_rand_reset.1997016424 |
/workspace/coverage/default/20.sram_ctrl_stress_pipeline.4150684375 |
/workspace/coverage/default/20.sram_ctrl_throughput_w_partial_write.1982609431 |
/workspace/coverage/default/21.sram_ctrl_access_during_key_req.641058366 |
/workspace/coverage/default/21.sram_ctrl_alert_test.1870693440 |
/workspace/coverage/default/21.sram_ctrl_bijection.2297355256 |
/workspace/coverage/default/21.sram_ctrl_executable.3014113594 |
/workspace/coverage/default/21.sram_ctrl_lc_escalation.3962344673 |
/workspace/coverage/default/21.sram_ctrl_max_throughput.3014815252 |
/workspace/coverage/default/21.sram_ctrl_mem_partial_access.2828610187 |
/workspace/coverage/default/21.sram_ctrl_mem_walk.971860287 |
/workspace/coverage/default/21.sram_ctrl_multiple_keys.2564024026 |
/workspace/coverage/default/21.sram_ctrl_partial_access.2402257549 |
/workspace/coverage/default/21.sram_ctrl_partial_access_b2b.1974525923 |
/workspace/coverage/default/21.sram_ctrl_ram_cfg.3283209409 |
/workspace/coverage/default/21.sram_ctrl_regwen.146629230 |
/workspace/coverage/default/21.sram_ctrl_smoke.1177859230 |
/workspace/coverage/default/21.sram_ctrl_stress_all.4004622604 |
/workspace/coverage/default/21.sram_ctrl_stress_all_with_rand_reset.3306419069 |
/workspace/coverage/default/21.sram_ctrl_stress_pipeline.998643901 |
/workspace/coverage/default/21.sram_ctrl_throughput_w_partial_write.1309501787 |
/workspace/coverage/default/22.sram_ctrl_access_during_key_req.2922543429 |
/workspace/coverage/default/22.sram_ctrl_alert_test.1315137926 |
/workspace/coverage/default/22.sram_ctrl_bijection.3668372274 |
/workspace/coverage/default/22.sram_ctrl_executable.238035659 |
/workspace/coverage/default/22.sram_ctrl_lc_escalation.2712535691 |
/workspace/coverage/default/22.sram_ctrl_max_throughput.971076936 |
/workspace/coverage/default/22.sram_ctrl_mem_partial_access.2432195625 |
/workspace/coverage/default/22.sram_ctrl_mem_walk.2636120597 |
/workspace/coverage/default/22.sram_ctrl_multiple_keys.256897790 |
/workspace/coverage/default/22.sram_ctrl_partial_access.2014263092 |
/workspace/coverage/default/22.sram_ctrl_partial_access_b2b.1489065917 |
/workspace/coverage/default/22.sram_ctrl_ram_cfg.2479493891 |
/workspace/coverage/default/22.sram_ctrl_regwen.783293017 |
/workspace/coverage/default/22.sram_ctrl_smoke.1718898764 |
/workspace/coverage/default/22.sram_ctrl_stress_all.1486506804 |
/workspace/coverage/default/22.sram_ctrl_stress_all_with_rand_reset.3793170004 |
/workspace/coverage/default/22.sram_ctrl_stress_pipeline.3265954624 |
/workspace/coverage/default/22.sram_ctrl_throughput_w_partial_write.1528206990 |
/workspace/coverage/default/23.sram_ctrl_access_during_key_req.1109510491 |
/workspace/coverage/default/23.sram_ctrl_alert_test.3956113989 |
/workspace/coverage/default/23.sram_ctrl_bijection.3673489962 |
/workspace/coverage/default/23.sram_ctrl_executable.418564136 |
/workspace/coverage/default/23.sram_ctrl_lc_escalation.2557328475 |
/workspace/coverage/default/23.sram_ctrl_max_throughput.537867254 |
/workspace/coverage/default/23.sram_ctrl_mem_partial_access.2556442992 |
/workspace/coverage/default/23.sram_ctrl_mem_walk.2821907636 |
/workspace/coverage/default/23.sram_ctrl_multiple_keys.2268350000 |
/workspace/coverage/default/23.sram_ctrl_partial_access.322203465 |
/workspace/coverage/default/23.sram_ctrl_partial_access_b2b.4273257296 |
/workspace/coverage/default/23.sram_ctrl_ram_cfg.487899146 |
/workspace/coverage/default/23.sram_ctrl_regwen.2856622282 |
/workspace/coverage/default/23.sram_ctrl_smoke.965444438 |
/workspace/coverage/default/23.sram_ctrl_stress_all_with_rand_reset.2517210739 |
/workspace/coverage/default/23.sram_ctrl_stress_pipeline.3058446531 |
/workspace/coverage/default/23.sram_ctrl_throughput_w_partial_write.3991853442 |
/workspace/coverage/default/24.sram_ctrl_access_during_key_req.3521132192 |
/workspace/coverage/default/24.sram_ctrl_alert_test.268695839 |
/workspace/coverage/default/24.sram_ctrl_bijection.1482843426 |
/workspace/coverage/default/24.sram_ctrl_executable.4233707078 |
/workspace/coverage/default/24.sram_ctrl_lc_escalation.832448471 |
/workspace/coverage/default/24.sram_ctrl_max_throughput.1035215322 |
/workspace/coverage/default/24.sram_ctrl_mem_partial_access.379719615 |
/workspace/coverage/default/24.sram_ctrl_mem_walk.4106744020 |
/workspace/coverage/default/24.sram_ctrl_multiple_keys.4117258754 |
/workspace/coverage/default/24.sram_ctrl_partial_access.2970634897 |
/workspace/coverage/default/24.sram_ctrl_partial_access_b2b.1843205354 |
/workspace/coverage/default/24.sram_ctrl_ram_cfg.1708012938 |
/workspace/coverage/default/24.sram_ctrl_regwen.3494939976 |
/workspace/coverage/default/24.sram_ctrl_smoke.3778357661 |
/workspace/coverage/default/24.sram_ctrl_stress_all.2113057500 |
/workspace/coverage/default/24.sram_ctrl_stress_all_with_rand_reset.1505957480 |
/workspace/coverage/default/24.sram_ctrl_stress_pipeline.2912754418 |
/workspace/coverage/default/24.sram_ctrl_throughput_w_partial_write.4040934704 |
/workspace/coverage/default/25.sram_ctrl_access_during_key_req.3645028340 |
/workspace/coverage/default/25.sram_ctrl_alert_test.3006948624 |
/workspace/coverage/default/25.sram_ctrl_bijection.1570035622 |
/workspace/coverage/default/25.sram_ctrl_executable.3807450621 |
/workspace/coverage/default/25.sram_ctrl_lc_escalation.1848846147 |
/workspace/coverage/default/25.sram_ctrl_max_throughput.1608274592 |
/workspace/coverage/default/25.sram_ctrl_mem_partial_access.52094056 |
/workspace/coverage/default/25.sram_ctrl_mem_walk.3400395535 |
/workspace/coverage/default/25.sram_ctrl_multiple_keys.2869835298 |
/workspace/coverage/default/25.sram_ctrl_partial_access.613121967 |
/workspace/coverage/default/25.sram_ctrl_partial_access_b2b.1558927476 |
/workspace/coverage/default/25.sram_ctrl_ram_cfg.802602918 |
/workspace/coverage/default/25.sram_ctrl_regwen.2905950926 |
/workspace/coverage/default/25.sram_ctrl_smoke.1436885911 |
/workspace/coverage/default/25.sram_ctrl_stress_all_with_rand_reset.784867149 |
/workspace/coverage/default/25.sram_ctrl_stress_pipeline.2955559372 |
/workspace/coverage/default/25.sram_ctrl_throughput_w_partial_write.2918375575 |
/workspace/coverage/default/26.sram_ctrl_access_during_key_req.2579431555 |
/workspace/coverage/default/26.sram_ctrl_alert_test.3646558183 |
/workspace/coverage/default/26.sram_ctrl_bijection.2398889224 |
/workspace/coverage/default/26.sram_ctrl_executable.3963189865 |
/workspace/coverage/default/26.sram_ctrl_lc_escalation.2682059668 |
/workspace/coverage/default/26.sram_ctrl_max_throughput.4205178004 |
/workspace/coverage/default/26.sram_ctrl_mem_partial_access.687473133 |
/workspace/coverage/default/26.sram_ctrl_mem_walk.578380081 |
/workspace/coverage/default/26.sram_ctrl_partial_access.2604207725 |
/workspace/coverage/default/26.sram_ctrl_partial_access_b2b.3989438200 |
/workspace/coverage/default/26.sram_ctrl_ram_cfg.1353115119 |
/workspace/coverage/default/26.sram_ctrl_regwen.1952764061 |
/workspace/coverage/default/26.sram_ctrl_smoke.2401498834 |
/workspace/coverage/default/26.sram_ctrl_stress_all.2890922391 |
/workspace/coverage/default/26.sram_ctrl_stress_all_with_rand_reset.1063659829 |
/workspace/coverage/default/26.sram_ctrl_stress_pipeline.3564348665 |
/workspace/coverage/default/26.sram_ctrl_throughput_w_partial_write.3737319851 |
/workspace/coverage/default/27.sram_ctrl_access_during_key_req.1276790161 |
/workspace/coverage/default/27.sram_ctrl_alert_test.888599591 |
/workspace/coverage/default/27.sram_ctrl_bijection.3691346829 |
/workspace/coverage/default/27.sram_ctrl_executable.2323332260 |
/workspace/coverage/default/27.sram_ctrl_lc_escalation.2819372086 |
/workspace/coverage/default/27.sram_ctrl_max_throughput.1836793989 |
/workspace/coverage/default/27.sram_ctrl_mem_partial_access.1097008881 |
/workspace/coverage/default/27.sram_ctrl_mem_walk.2281038570 |
/workspace/coverage/default/27.sram_ctrl_multiple_keys.792230480 |
/workspace/coverage/default/27.sram_ctrl_partial_access.1558977067 |
/workspace/coverage/default/27.sram_ctrl_partial_access_b2b.1044687824 |
/workspace/coverage/default/27.sram_ctrl_ram_cfg.3727942578 |
/workspace/coverage/default/27.sram_ctrl_regwen.3522547462 |
/workspace/coverage/default/27.sram_ctrl_smoke.2862514360 |
/workspace/coverage/default/27.sram_ctrl_stress_all_with_rand_reset.282342864 |
/workspace/coverage/default/27.sram_ctrl_stress_pipeline.3050820103 |
/workspace/coverage/default/27.sram_ctrl_throughput_w_partial_write.3503635687 |
/workspace/coverage/default/28.sram_ctrl_access_during_key_req.1648418224 |
/workspace/coverage/default/28.sram_ctrl_alert_test.595782432 |
/workspace/coverage/default/28.sram_ctrl_bijection.2002376197 |
/workspace/coverage/default/28.sram_ctrl_executable.1672624394 |
/workspace/coverage/default/28.sram_ctrl_lc_escalation.1146707101 |
/workspace/coverage/default/28.sram_ctrl_max_throughput.2389837614 |
/workspace/coverage/default/28.sram_ctrl_mem_partial_access.390425589 |
/workspace/coverage/default/28.sram_ctrl_mem_walk.2885983286 |
/workspace/coverage/default/28.sram_ctrl_multiple_keys.1613628521 |
/workspace/coverage/default/28.sram_ctrl_partial_access.3783736259 |
/workspace/coverage/default/28.sram_ctrl_partial_access_b2b.1078096408 |
/workspace/coverage/default/28.sram_ctrl_ram_cfg.2308806277 |
/workspace/coverage/default/28.sram_ctrl_regwen.1157184980 |
/workspace/coverage/default/28.sram_ctrl_smoke.1448328627 |
/workspace/coverage/default/28.sram_ctrl_stress_all.1726174358 |
/workspace/coverage/default/28.sram_ctrl_stress_pipeline.3522381707 |
/workspace/coverage/default/28.sram_ctrl_throughput_w_partial_write.499969526 |
/workspace/coverage/default/29.sram_ctrl_access_during_key_req.1094160605 |
/workspace/coverage/default/29.sram_ctrl_alert_test.1523383743 |
/workspace/coverage/default/29.sram_ctrl_bijection.777885986 |
/workspace/coverage/default/29.sram_ctrl_executable.2861150183 |
/workspace/coverage/default/29.sram_ctrl_lc_escalation.995280579 |
/workspace/coverage/default/29.sram_ctrl_max_throughput.2037477160 |
/workspace/coverage/default/29.sram_ctrl_mem_partial_access.3048399063 |
/workspace/coverage/default/29.sram_ctrl_mem_walk.1335121787 |
/workspace/coverage/default/29.sram_ctrl_multiple_keys.2540667179 |
/workspace/coverage/default/29.sram_ctrl_partial_access.2050359406 |
/workspace/coverage/default/29.sram_ctrl_ram_cfg.1668675400 |
/workspace/coverage/default/29.sram_ctrl_regwen.3506706679 |
/workspace/coverage/default/29.sram_ctrl_smoke.1043321339 |
/workspace/coverage/default/29.sram_ctrl_stress_all.2031485524 |
/workspace/coverage/default/29.sram_ctrl_stress_all_with_rand_reset.107704744 |
/workspace/coverage/default/29.sram_ctrl_stress_pipeline.1337310775 |
/workspace/coverage/default/29.sram_ctrl_throughput_w_partial_write.1787367027 |
/workspace/coverage/default/3.sram_ctrl_access_during_key_req.3987652539 |
/workspace/coverage/default/3.sram_ctrl_alert_test.3553597718 |
/workspace/coverage/default/3.sram_ctrl_bijection.467905768 |
/workspace/coverage/default/3.sram_ctrl_executable.744746148 |
/workspace/coverage/default/3.sram_ctrl_lc_escalation.3266571975 |
/workspace/coverage/default/3.sram_ctrl_max_throughput.635696551 |
/workspace/coverage/default/3.sram_ctrl_mem_partial_access.937435370 |
/workspace/coverage/default/3.sram_ctrl_mem_walk.2879642385 |
/workspace/coverage/default/3.sram_ctrl_multiple_keys.3547297569 |
/workspace/coverage/default/3.sram_ctrl_partial_access.1214313209 |
/workspace/coverage/default/3.sram_ctrl_partial_access_b2b.3678709830 |
/workspace/coverage/default/3.sram_ctrl_ram_cfg.38148344 |
/workspace/coverage/default/3.sram_ctrl_regwen.2937987733 |
/workspace/coverage/default/3.sram_ctrl_sec_cm.2081904601 |
/workspace/coverage/default/3.sram_ctrl_smoke.3204228243 |
/workspace/coverage/default/3.sram_ctrl_stress_all.2430602141 |
/workspace/coverage/default/3.sram_ctrl_stress_all_with_rand_reset.451353244 |
/workspace/coverage/default/3.sram_ctrl_stress_pipeline.3203018415 |
/workspace/coverage/default/3.sram_ctrl_throughput_w_partial_write.1647671697 |
/workspace/coverage/default/30.sram_ctrl_access_during_key_req.183814117 |
/workspace/coverage/default/30.sram_ctrl_alert_test.1412305796 |
/workspace/coverage/default/30.sram_ctrl_bijection.1150901677 |
/workspace/coverage/default/30.sram_ctrl_executable.2952308886 |
/workspace/coverage/default/30.sram_ctrl_lc_escalation.3069846990 |
/workspace/coverage/default/30.sram_ctrl_max_throughput.1209414708 |
/workspace/coverage/default/30.sram_ctrl_mem_partial_access.3444866183 |
/workspace/coverage/default/30.sram_ctrl_mem_walk.108784787 |
/workspace/coverage/default/30.sram_ctrl_multiple_keys.1669686479 |
/workspace/coverage/default/30.sram_ctrl_partial_access.1232251638 |
/workspace/coverage/default/30.sram_ctrl_partial_access_b2b.684804522 |
/workspace/coverage/default/30.sram_ctrl_ram_cfg.3424987454 |
/workspace/coverage/default/30.sram_ctrl_regwen.3012117908 |
/workspace/coverage/default/30.sram_ctrl_smoke.2427133110 |
/workspace/coverage/default/30.sram_ctrl_stress_all.1777669760 |
/workspace/coverage/default/30.sram_ctrl_stress_all_with_rand_reset.3061354037 |
/workspace/coverage/default/30.sram_ctrl_stress_pipeline.3189701767 |
/workspace/coverage/default/30.sram_ctrl_throughput_w_partial_write.260472804 |
/workspace/coverage/default/31.sram_ctrl_access_during_key_req.1223649476 |
/workspace/coverage/default/31.sram_ctrl_alert_test.782785372 |
/workspace/coverage/default/31.sram_ctrl_bijection.1264999084 |
/workspace/coverage/default/31.sram_ctrl_executable.2839830525 |
/workspace/coverage/default/31.sram_ctrl_lc_escalation.2480955720 |
/workspace/coverage/default/31.sram_ctrl_max_throughput.960198728 |
/workspace/coverage/default/31.sram_ctrl_mem_partial_access.1058254218 |
/workspace/coverage/default/31.sram_ctrl_mem_walk.1488932218 |
/workspace/coverage/default/31.sram_ctrl_multiple_keys.98634440 |
/workspace/coverage/default/31.sram_ctrl_partial_access.760826964 |
/workspace/coverage/default/31.sram_ctrl_partial_access_b2b.412114718 |
/workspace/coverage/default/31.sram_ctrl_ram_cfg.1115546556 |
/workspace/coverage/default/31.sram_ctrl_regwen.1190771573 |
/workspace/coverage/default/31.sram_ctrl_smoke.3827326123 |
/workspace/coverage/default/31.sram_ctrl_stress_all.2618280350 |
/workspace/coverage/default/31.sram_ctrl_stress_all_with_rand_reset.1727548467 |
/workspace/coverage/default/31.sram_ctrl_stress_pipeline.2678634401 |
/workspace/coverage/default/31.sram_ctrl_throughput_w_partial_write.798168497 |
/workspace/coverage/default/32.sram_ctrl_access_during_key_req.3955263814 |
/workspace/coverage/default/32.sram_ctrl_alert_test.3904309541 |
/workspace/coverage/default/32.sram_ctrl_bijection.456105144 |
/workspace/coverage/default/32.sram_ctrl_executable.3216079156 |
/workspace/coverage/default/32.sram_ctrl_lc_escalation.4166353295 |
/workspace/coverage/default/32.sram_ctrl_max_throughput.3744489202 |
/workspace/coverage/default/32.sram_ctrl_mem_partial_access.3579592804 |
/workspace/coverage/default/32.sram_ctrl_mem_walk.1336136256 |
/workspace/coverage/default/32.sram_ctrl_multiple_keys.4101451843 |
/workspace/coverage/default/32.sram_ctrl_partial_access.2551417448 |
/workspace/coverage/default/32.sram_ctrl_partial_access_b2b.1524022875 |
/workspace/coverage/default/32.sram_ctrl_ram_cfg.387621197 |
/workspace/coverage/default/32.sram_ctrl_regwen.3383261216 |
/workspace/coverage/default/32.sram_ctrl_smoke.2571478669 |
/workspace/coverage/default/32.sram_ctrl_stress_all.1105858730 |
/workspace/coverage/default/32.sram_ctrl_stress_all_with_rand_reset.3720723042 |
/workspace/coverage/default/32.sram_ctrl_stress_pipeline.3514913353 |
/workspace/coverage/default/32.sram_ctrl_throughput_w_partial_write.814377804 |
/workspace/coverage/default/33.sram_ctrl_access_during_key_req.1748298134 |
/workspace/coverage/default/33.sram_ctrl_alert_test.2261087014 |
/workspace/coverage/default/33.sram_ctrl_bijection.676535920 |
/workspace/coverage/default/33.sram_ctrl_executable.1518098373 |
/workspace/coverage/default/33.sram_ctrl_lc_escalation.4099524576 |
/workspace/coverage/default/33.sram_ctrl_max_throughput.3353414459 |
/workspace/coverage/default/33.sram_ctrl_mem_partial_access.1681760411 |
/workspace/coverage/default/33.sram_ctrl_mem_walk.1097795288 |
/workspace/coverage/default/33.sram_ctrl_multiple_keys.2718172421 |
/workspace/coverage/default/33.sram_ctrl_partial_access.1123949736 |
/workspace/coverage/default/33.sram_ctrl_partial_access_b2b.4009468592 |
/workspace/coverage/default/33.sram_ctrl_ram_cfg.2944305239 |
/workspace/coverage/default/33.sram_ctrl_regwen.2484203673 |
/workspace/coverage/default/33.sram_ctrl_smoke.3231859730 |
/workspace/coverage/default/33.sram_ctrl_stress_all.4132002108 |
/workspace/coverage/default/33.sram_ctrl_stress_all_with_rand_reset.3307371158 |
/workspace/coverage/default/33.sram_ctrl_stress_pipeline.3144355536 |
/workspace/coverage/default/33.sram_ctrl_throughput_w_partial_write.1787399461 |
/workspace/coverage/default/34.sram_ctrl_access_during_key_req.185922032 |
/workspace/coverage/default/34.sram_ctrl_alert_test.3378521661 |
/workspace/coverage/default/34.sram_ctrl_bijection.3703809168 |
/workspace/coverage/default/34.sram_ctrl_executable.2149688200 |
/workspace/coverage/default/34.sram_ctrl_lc_escalation.1259738722 |
/workspace/coverage/default/34.sram_ctrl_max_throughput.671972807 |
/workspace/coverage/default/34.sram_ctrl_mem_partial_access.3831704644 |
/workspace/coverage/default/34.sram_ctrl_mem_walk.1913970814 |
/workspace/coverage/default/34.sram_ctrl_multiple_keys.1013555071 |
/workspace/coverage/default/34.sram_ctrl_partial_access.2361018540 |
/workspace/coverage/default/34.sram_ctrl_partial_access_b2b.702215454 |
/workspace/coverage/default/34.sram_ctrl_ram_cfg.3815996145 |
/workspace/coverage/default/34.sram_ctrl_regwen.838708724 |
/workspace/coverage/default/34.sram_ctrl_smoke.569745054 |
/workspace/coverage/default/34.sram_ctrl_stress_all.3672481472 |
/workspace/coverage/default/34.sram_ctrl_stress_all_with_rand_reset.1768561022 |
/workspace/coverage/default/34.sram_ctrl_stress_pipeline.3020093769 |
/workspace/coverage/default/34.sram_ctrl_throughput_w_partial_write.2866334733 |
/workspace/coverage/default/35.sram_ctrl_alert_test.2909730229 |
/workspace/coverage/default/35.sram_ctrl_bijection.835348009 |
/workspace/coverage/default/35.sram_ctrl_executable.246699534 |
/workspace/coverage/default/35.sram_ctrl_lc_escalation.1411350812 |
/workspace/coverage/default/35.sram_ctrl_max_throughput.2177651702 |
/workspace/coverage/default/35.sram_ctrl_mem_partial_access.1947806196 |
/workspace/coverage/default/35.sram_ctrl_mem_walk.2921887246 |
/workspace/coverage/default/35.sram_ctrl_multiple_keys.325216359 |
/workspace/coverage/default/35.sram_ctrl_partial_access.509282842 |
/workspace/coverage/default/35.sram_ctrl_partial_access_b2b.4070797649 |
/workspace/coverage/default/35.sram_ctrl_ram_cfg.4104619568 |
/workspace/coverage/default/35.sram_ctrl_regwen.212367686 |
/workspace/coverage/default/35.sram_ctrl_smoke.1877957969 |
/workspace/coverage/default/35.sram_ctrl_stress_all.2628621775 |
/workspace/coverage/default/35.sram_ctrl_stress_all_with_rand_reset.1934947581 |
/workspace/coverage/default/35.sram_ctrl_stress_pipeline.3954605191 |
/workspace/coverage/default/35.sram_ctrl_throughput_w_partial_write.1287781839 |
/workspace/coverage/default/36.sram_ctrl_access_during_key_req.1109603664 |
/workspace/coverage/default/36.sram_ctrl_alert_test.1680872563 |
/workspace/coverage/default/36.sram_ctrl_bijection.2006055041 |
/workspace/coverage/default/36.sram_ctrl_executable.3536864905 |
/workspace/coverage/default/36.sram_ctrl_lc_escalation.1372320764 |
/workspace/coverage/default/36.sram_ctrl_max_throughput.1335152784 |
/workspace/coverage/default/36.sram_ctrl_mem_partial_access.1008651533 |
/workspace/coverage/default/36.sram_ctrl_mem_walk.1296068831 |
/workspace/coverage/default/36.sram_ctrl_multiple_keys.1731982026 |
/workspace/coverage/default/36.sram_ctrl_partial_access.3885932159 |
/workspace/coverage/default/36.sram_ctrl_partial_access_b2b.3859912484 |
/workspace/coverage/default/36.sram_ctrl_ram_cfg.1009949902 |
/workspace/coverage/default/36.sram_ctrl_regwen.3068151280 |
/workspace/coverage/default/36.sram_ctrl_smoke.1834133962 |
/workspace/coverage/default/36.sram_ctrl_stress_all.55111912 |
/workspace/coverage/default/36.sram_ctrl_stress_all_with_rand_reset.333697637 |
/workspace/coverage/default/36.sram_ctrl_stress_pipeline.3792668741 |
/workspace/coverage/default/36.sram_ctrl_throughput_w_partial_write.1021180211 |
/workspace/coverage/default/37.sram_ctrl_access_during_key_req.223005176 |
/workspace/coverage/default/37.sram_ctrl_alert_test.488827088 |
/workspace/coverage/default/37.sram_ctrl_executable.3687117662 |
/workspace/coverage/default/37.sram_ctrl_lc_escalation.4068491668 |
/workspace/coverage/default/37.sram_ctrl_max_throughput.3947644369 |
/workspace/coverage/default/37.sram_ctrl_mem_partial_access.3522102419 |
/workspace/coverage/default/37.sram_ctrl_mem_walk.3485526857 |
/workspace/coverage/default/37.sram_ctrl_multiple_keys.2945346682 |
/workspace/coverage/default/37.sram_ctrl_partial_access.1296560894 |
/workspace/coverage/default/37.sram_ctrl_partial_access_b2b.1651333249 |
/workspace/coverage/default/37.sram_ctrl_ram_cfg.839153645 |
/workspace/coverage/default/37.sram_ctrl_regwen.990077996 |
/workspace/coverage/default/37.sram_ctrl_smoke.1354369590 |
/workspace/coverage/default/37.sram_ctrl_stress_all.2748348737 |
/workspace/coverage/default/37.sram_ctrl_stress_all_with_rand_reset.1023770422 |
/workspace/coverage/default/37.sram_ctrl_stress_pipeline.2095560375 |
/workspace/coverage/default/37.sram_ctrl_throughput_w_partial_write.1513927325 |
/workspace/coverage/default/38.sram_ctrl_access_during_key_req.1391954740 |
/workspace/coverage/default/38.sram_ctrl_alert_test.884216588 |
/workspace/coverage/default/38.sram_ctrl_bijection.2651101198 |
/workspace/coverage/default/38.sram_ctrl_executable.2575033255 |
/workspace/coverage/default/38.sram_ctrl_lc_escalation.3245421882 |
/workspace/coverage/default/38.sram_ctrl_max_throughput.649395115 |
/workspace/coverage/default/38.sram_ctrl_mem_partial_access.1716336437 |
/workspace/coverage/default/38.sram_ctrl_mem_walk.2511614366 |
/workspace/coverage/default/38.sram_ctrl_multiple_keys.1420815505 |
/workspace/coverage/default/38.sram_ctrl_partial_access.4051437078 |
/workspace/coverage/default/38.sram_ctrl_partial_access_b2b.2249879788 |
/workspace/coverage/default/38.sram_ctrl_ram_cfg.529799897 |
/workspace/coverage/default/38.sram_ctrl_regwen.19530902 |
/workspace/coverage/default/38.sram_ctrl_smoke.2565373236 |
/workspace/coverage/default/38.sram_ctrl_stress_all.711250272 |
/workspace/coverage/default/38.sram_ctrl_stress_all_with_rand_reset.761336982 |
/workspace/coverage/default/38.sram_ctrl_stress_pipeline.4003719988 |
/workspace/coverage/default/38.sram_ctrl_throughput_w_partial_write.3993657776 |
/workspace/coverage/default/39.sram_ctrl_access_during_key_req.760954669 |
/workspace/coverage/default/39.sram_ctrl_alert_test.3249289755 |
/workspace/coverage/default/39.sram_ctrl_bijection.183991918 |
/workspace/coverage/default/39.sram_ctrl_executable.3450327121 |
/workspace/coverage/default/39.sram_ctrl_lc_escalation.3568076479 |
/workspace/coverage/default/39.sram_ctrl_max_throughput.3735660065 |
/workspace/coverage/default/39.sram_ctrl_mem_partial_access.3931435628 |
/workspace/coverage/default/39.sram_ctrl_mem_walk.1446847343 |
/workspace/coverage/default/39.sram_ctrl_multiple_keys.2368910917 |
/workspace/coverage/default/39.sram_ctrl_partial_access.330762094 |
/workspace/coverage/default/39.sram_ctrl_partial_access_b2b.2806203580 |
/workspace/coverage/default/39.sram_ctrl_ram_cfg.2071356966 |
/workspace/coverage/default/39.sram_ctrl_regwen.1537341021 |
/workspace/coverage/default/39.sram_ctrl_smoke.2614617105 |
/workspace/coverage/default/39.sram_ctrl_stress_all.3283224603 |
/workspace/coverage/default/39.sram_ctrl_stress_all_with_rand_reset.4211946632 |
/workspace/coverage/default/39.sram_ctrl_stress_pipeline.1476373266 |
/workspace/coverage/default/39.sram_ctrl_throughput_w_partial_write.4133565738 |
/workspace/coverage/default/4.sram_ctrl_access_during_key_req.541324118 |
/workspace/coverage/default/4.sram_ctrl_alert_test.888631818 |
/workspace/coverage/default/4.sram_ctrl_bijection.4194453941 |
/workspace/coverage/default/4.sram_ctrl_executable.2994441393 |
/workspace/coverage/default/4.sram_ctrl_max_throughput.3956984169 |
/workspace/coverage/default/4.sram_ctrl_mem_partial_access.3592774112 |
/workspace/coverage/default/4.sram_ctrl_mem_walk.3465011045 |
/workspace/coverage/default/4.sram_ctrl_multiple_keys.1158512990 |
/workspace/coverage/default/4.sram_ctrl_partial_access.81099448 |
/workspace/coverage/default/4.sram_ctrl_partial_access_b2b.2494817030 |
/workspace/coverage/default/4.sram_ctrl_ram_cfg.3688104419 |
/workspace/coverage/default/4.sram_ctrl_regwen.2297896281 |
/workspace/coverage/default/4.sram_ctrl_sec_cm.1462434440 |
/workspace/coverage/default/4.sram_ctrl_smoke.2651520065 |
/workspace/coverage/default/4.sram_ctrl_stress_all.3283063795 |
/workspace/coverage/default/4.sram_ctrl_stress_all_with_rand_reset.3690069298 |
/workspace/coverage/default/4.sram_ctrl_stress_pipeline.663478864 |
/workspace/coverage/default/4.sram_ctrl_throughput_w_partial_write.2188462796 |
/workspace/coverage/default/40.sram_ctrl_access_during_key_req.3151805872 |
/workspace/coverage/default/40.sram_ctrl_alert_test.3356782628 |
/workspace/coverage/default/40.sram_ctrl_bijection.1817926799 |
/workspace/coverage/default/40.sram_ctrl_executable.751065556 |
/workspace/coverage/default/40.sram_ctrl_lc_escalation.724344459 |
/workspace/coverage/default/40.sram_ctrl_max_throughput.1926859543 |
/workspace/coverage/default/40.sram_ctrl_mem_partial_access.1046812208 |
/workspace/coverage/default/40.sram_ctrl_mem_walk.3079289955 |
/workspace/coverage/default/40.sram_ctrl_multiple_keys.367413519 |
/workspace/coverage/default/40.sram_ctrl_partial_access.558257945 |
/workspace/coverage/default/40.sram_ctrl_partial_access_b2b.2369234222 |
/workspace/coverage/default/40.sram_ctrl_ram_cfg.2870620138 |
/workspace/coverage/default/40.sram_ctrl_regwen.1733165563 |
/workspace/coverage/default/40.sram_ctrl_smoke.683732949 |
/workspace/coverage/default/40.sram_ctrl_stress_all.681491704 |
/workspace/coverage/default/40.sram_ctrl_stress_all_with_rand_reset.3954932932 |
/workspace/coverage/default/40.sram_ctrl_stress_pipeline.2776541777 |
/workspace/coverage/default/40.sram_ctrl_throughput_w_partial_write.2228680240 |
/workspace/coverage/default/41.sram_ctrl_access_during_key_req.3906231056 |
/workspace/coverage/default/41.sram_ctrl_alert_test.3507189878 |
/workspace/coverage/default/41.sram_ctrl_bijection.47731429 |
/workspace/coverage/default/41.sram_ctrl_executable.129645950 |
/workspace/coverage/default/41.sram_ctrl_lc_escalation.4198801032 |
/workspace/coverage/default/41.sram_ctrl_max_throughput.3693562164 |
/workspace/coverage/default/41.sram_ctrl_mem_partial_access.461238863 |
/workspace/coverage/default/41.sram_ctrl_mem_walk.3626577157 |
/workspace/coverage/default/41.sram_ctrl_multiple_keys.1213725678 |
/workspace/coverage/default/41.sram_ctrl_partial_access.3216010068 |
/workspace/coverage/default/41.sram_ctrl_partial_access_b2b.3009535689 |
/workspace/coverage/default/41.sram_ctrl_ram_cfg.3730227266 |
/workspace/coverage/default/41.sram_ctrl_regwen.834644919 |
/workspace/coverage/default/41.sram_ctrl_smoke.865471226 |
/workspace/coverage/default/41.sram_ctrl_stress_all.1489205179 |
/workspace/coverage/default/41.sram_ctrl_stress_all_with_rand_reset.2116469412 |
/workspace/coverage/default/41.sram_ctrl_stress_pipeline.1712343854 |
/workspace/coverage/default/41.sram_ctrl_throughput_w_partial_write.2244777805 |
/workspace/coverage/default/42.sram_ctrl_access_during_key_req.343678377 |
/workspace/coverage/default/42.sram_ctrl_alert_test.2296299235 |
/workspace/coverage/default/42.sram_ctrl_bijection.1274583808 |
/workspace/coverage/default/42.sram_ctrl_executable.3977514184 |
/workspace/coverage/default/42.sram_ctrl_lc_escalation.1950173375 |
/workspace/coverage/default/42.sram_ctrl_max_throughput.703970659 |
/workspace/coverage/default/42.sram_ctrl_mem_partial_access.440531031 |
/workspace/coverage/default/42.sram_ctrl_mem_walk.544444187 |
/workspace/coverage/default/42.sram_ctrl_multiple_keys.1794009956 |
/workspace/coverage/default/42.sram_ctrl_partial_access.4236895070 |
/workspace/coverage/default/42.sram_ctrl_partial_access_b2b.1641526434 |
/workspace/coverage/default/42.sram_ctrl_ram_cfg.3477851026 |
/workspace/coverage/default/42.sram_ctrl_regwen.3461789986 |
/workspace/coverage/default/42.sram_ctrl_smoke.1247029615 |
/workspace/coverage/default/42.sram_ctrl_stress_all.2162968204 |
/workspace/coverage/default/42.sram_ctrl_stress_all_with_rand_reset.100216861 |
/workspace/coverage/default/42.sram_ctrl_stress_pipeline.1615642339 |
/workspace/coverage/default/42.sram_ctrl_throughput_w_partial_write.1213015055 |
/workspace/coverage/default/43.sram_ctrl_access_during_key_req.3420292217 |
/workspace/coverage/default/43.sram_ctrl_alert_test.3098299061 |
/workspace/coverage/default/43.sram_ctrl_bijection.2591603520 |
/workspace/coverage/default/43.sram_ctrl_executable.314768181 |
/workspace/coverage/default/43.sram_ctrl_lc_escalation.1826624507 |
/workspace/coverage/default/43.sram_ctrl_max_throughput.2549371516 |
/workspace/coverage/default/43.sram_ctrl_mem_partial_access.2297520592 |
/workspace/coverage/default/43.sram_ctrl_mem_walk.4260790626 |
/workspace/coverage/default/43.sram_ctrl_multiple_keys.995682668 |
/workspace/coverage/default/43.sram_ctrl_partial_access.1517032027 |
/workspace/coverage/default/43.sram_ctrl_partial_access_b2b.3492875159 |
/workspace/coverage/default/43.sram_ctrl_ram_cfg.2264918849 |
/workspace/coverage/default/43.sram_ctrl_regwen.2493697319 |
/workspace/coverage/default/43.sram_ctrl_smoke.3290581009 |
/workspace/coverage/default/43.sram_ctrl_stress_all.3334857567 |
/workspace/coverage/default/43.sram_ctrl_stress_all_with_rand_reset.274858892 |
/workspace/coverage/default/43.sram_ctrl_stress_pipeline.2246173679 |
/workspace/coverage/default/43.sram_ctrl_throughput_w_partial_write.651812069 |
/workspace/coverage/default/44.sram_ctrl_access_during_key_req.3448197939 |
/workspace/coverage/default/44.sram_ctrl_alert_test.655852061 |
/workspace/coverage/default/44.sram_ctrl_bijection.3787786455 |
/workspace/coverage/default/44.sram_ctrl_executable.2553117825 |
/workspace/coverage/default/44.sram_ctrl_lc_escalation.267936264 |
/workspace/coverage/default/44.sram_ctrl_max_throughput.249764304 |
/workspace/coverage/default/44.sram_ctrl_mem_partial_access.212682822 |
/workspace/coverage/default/44.sram_ctrl_mem_walk.3399634951 |
/workspace/coverage/default/44.sram_ctrl_multiple_keys.2141206993 |
/workspace/coverage/default/44.sram_ctrl_partial_access.1959963400 |
/workspace/coverage/default/44.sram_ctrl_partial_access_b2b.584494648 |
/workspace/coverage/default/44.sram_ctrl_ram_cfg.511437898 |
/workspace/coverage/default/44.sram_ctrl_regwen.2719188364 |
/workspace/coverage/default/44.sram_ctrl_smoke.3496675013 |
/workspace/coverage/default/44.sram_ctrl_stress_all.2136077945 |
/workspace/coverage/default/44.sram_ctrl_stress_all_with_rand_reset.1001921206 |
/workspace/coverage/default/44.sram_ctrl_stress_pipeline.2906981897 |
/workspace/coverage/default/44.sram_ctrl_throughput_w_partial_write.2910531859 |
/workspace/coverage/default/45.sram_ctrl_access_during_key_req.1823887225 |
/workspace/coverage/default/45.sram_ctrl_alert_test.1009525297 |
/workspace/coverage/default/45.sram_ctrl_bijection.3117487219 |
/workspace/coverage/default/45.sram_ctrl_executable.430040079 |
/workspace/coverage/default/45.sram_ctrl_lc_escalation.979183278 |
/workspace/coverage/default/45.sram_ctrl_max_throughput.3176651320 |
/workspace/coverage/default/45.sram_ctrl_mem_partial_access.872415980 |
/workspace/coverage/default/45.sram_ctrl_mem_walk.3311343821 |
/workspace/coverage/default/45.sram_ctrl_multiple_keys.4056717942 |
/workspace/coverage/default/45.sram_ctrl_partial_access.3352367820 |
/workspace/coverage/default/45.sram_ctrl_partial_access_b2b.1483672858 |
/workspace/coverage/default/45.sram_ctrl_ram_cfg.639696185 |
/workspace/coverage/default/45.sram_ctrl_regwen.3278600113 |
/workspace/coverage/default/45.sram_ctrl_smoke.619076568 |
/workspace/coverage/default/45.sram_ctrl_stress_all_with_rand_reset.1003731459 |
/workspace/coverage/default/45.sram_ctrl_stress_pipeline.2254966942 |
/workspace/coverage/default/45.sram_ctrl_throughput_w_partial_write.4273728974 |
/workspace/coverage/default/46.sram_ctrl_access_during_key_req.3258097207 |
/workspace/coverage/default/46.sram_ctrl_alert_test.733747820 |
/workspace/coverage/default/46.sram_ctrl_bijection.2007828300 |
/workspace/coverage/default/46.sram_ctrl_executable.4222606495 |
/workspace/coverage/default/46.sram_ctrl_lc_escalation.1983917900 |
/workspace/coverage/default/46.sram_ctrl_max_throughput.1843189274 |
/workspace/coverage/default/46.sram_ctrl_mem_partial_access.2312314127 |
/workspace/coverage/default/46.sram_ctrl_mem_walk.1688931873 |
/workspace/coverage/default/46.sram_ctrl_multiple_keys.4190941901 |
/workspace/coverage/default/46.sram_ctrl_partial_access.812391480 |
/workspace/coverage/default/46.sram_ctrl_partial_access_b2b.440066233 |
/workspace/coverage/default/46.sram_ctrl_ram_cfg.3168727708 |
/workspace/coverage/default/46.sram_ctrl_regwen.1449042817 |
/workspace/coverage/default/46.sram_ctrl_smoke.3107043399 |
/workspace/coverage/default/46.sram_ctrl_stress_all.2692104300 |
/workspace/coverage/default/46.sram_ctrl_stress_all_with_rand_reset.4024798635 |
/workspace/coverage/default/46.sram_ctrl_stress_pipeline.323341535 |
/workspace/coverage/default/46.sram_ctrl_throughput_w_partial_write.747717097 |
/workspace/coverage/default/47.sram_ctrl_access_during_key_req.3876476008 |
/workspace/coverage/default/47.sram_ctrl_alert_test.1026111346 |
/workspace/coverage/default/47.sram_ctrl_bijection.3499435284 |
/workspace/coverage/default/47.sram_ctrl_executable.3991289927 |
/workspace/coverage/default/47.sram_ctrl_lc_escalation.3567581692 |
/workspace/coverage/default/47.sram_ctrl_max_throughput.464315686 |
/workspace/coverage/default/47.sram_ctrl_mem_partial_access.2164838593 |
/workspace/coverage/default/47.sram_ctrl_mem_walk.1682082037 |
/workspace/coverage/default/47.sram_ctrl_multiple_keys.1572842998 |
/workspace/coverage/default/47.sram_ctrl_partial_access.3479546036 |
/workspace/coverage/default/47.sram_ctrl_partial_access_b2b.298284631 |
/workspace/coverage/default/47.sram_ctrl_ram_cfg.1758773067 |
/workspace/coverage/default/47.sram_ctrl_regwen.4267200414 |
/workspace/coverage/default/47.sram_ctrl_smoke.2344465267 |
/workspace/coverage/default/47.sram_ctrl_stress_all.2735375703 |
/workspace/coverage/default/47.sram_ctrl_stress_all_with_rand_reset.1973889734 |
/workspace/coverage/default/47.sram_ctrl_stress_pipeline.2094690529 |
/workspace/coverage/default/47.sram_ctrl_throughput_w_partial_write.1697099312 |
/workspace/coverage/default/48.sram_ctrl_access_during_key_req.3850246302 |
/workspace/coverage/default/48.sram_ctrl_alert_test.1933810475 |
/workspace/coverage/default/48.sram_ctrl_bijection.2406681892 |
/workspace/coverage/default/48.sram_ctrl_executable.2084774620 |
/workspace/coverage/default/48.sram_ctrl_lc_escalation.2542711476 |
/workspace/coverage/default/48.sram_ctrl_max_throughput.3503215900 |
/workspace/coverage/default/48.sram_ctrl_mem_partial_access.1280373149 |
/workspace/coverage/default/48.sram_ctrl_mem_walk.639021157 |
/workspace/coverage/default/48.sram_ctrl_multiple_keys.2515361269 |
/workspace/coverage/default/48.sram_ctrl_partial_access.2845096582 |
/workspace/coverage/default/48.sram_ctrl_partial_access_b2b.1138425482 |
/workspace/coverage/default/48.sram_ctrl_ram_cfg.4265908958 |
/workspace/coverage/default/48.sram_ctrl_regwen.1390981468 |
/workspace/coverage/default/48.sram_ctrl_smoke.1436504951 |
/workspace/coverage/default/48.sram_ctrl_stress_all.1830839821 |
/workspace/coverage/default/48.sram_ctrl_stress_all_with_rand_reset.4051538105 |
/workspace/coverage/default/48.sram_ctrl_stress_pipeline.2532639649 |
/workspace/coverage/default/48.sram_ctrl_throughput_w_partial_write.2624267461 |
/workspace/coverage/default/49.sram_ctrl_access_during_key_req.2471697959 |
/workspace/coverage/default/49.sram_ctrl_alert_test.3900824048 |
/workspace/coverage/default/49.sram_ctrl_bijection.162687668 |
/workspace/coverage/default/49.sram_ctrl_executable.1082071122 |
/workspace/coverage/default/49.sram_ctrl_lc_escalation.1207758238 |
/workspace/coverage/default/49.sram_ctrl_max_throughput.1215634570 |
/workspace/coverage/default/49.sram_ctrl_mem_partial_access.185482077 |
/workspace/coverage/default/49.sram_ctrl_mem_walk.1723411594 |
/workspace/coverage/default/49.sram_ctrl_multiple_keys.432812062 |
/workspace/coverage/default/49.sram_ctrl_partial_access.279321143 |
/workspace/coverage/default/49.sram_ctrl_partial_access_b2b.3458253763 |
/workspace/coverage/default/49.sram_ctrl_ram_cfg.3197069353 |
/workspace/coverage/default/49.sram_ctrl_regwen.3230539268 |
/workspace/coverage/default/49.sram_ctrl_smoke.2624487393 |
/workspace/coverage/default/49.sram_ctrl_stress_all.26577163 |
/workspace/coverage/default/49.sram_ctrl_stress_all_with_rand_reset.324856990 |
/workspace/coverage/default/49.sram_ctrl_stress_pipeline.2863778208 |
/workspace/coverage/default/49.sram_ctrl_throughput_w_partial_write.4254874590 |
/workspace/coverage/default/5.sram_ctrl_access_during_key_req.1614315210 |
/workspace/coverage/default/5.sram_ctrl_alert_test.2252180547 |
/workspace/coverage/default/5.sram_ctrl_bijection.3838713186 |
/workspace/coverage/default/5.sram_ctrl_executable.554511819 |
/workspace/coverage/default/5.sram_ctrl_lc_escalation.1491589898 |
/workspace/coverage/default/5.sram_ctrl_max_throughput.1269535923 |
/workspace/coverage/default/5.sram_ctrl_mem_partial_access.1820534655 |
/workspace/coverage/default/5.sram_ctrl_mem_walk.4200370689 |
/workspace/coverage/default/5.sram_ctrl_multiple_keys.1536269816 |
/workspace/coverage/default/5.sram_ctrl_partial_access.243510709 |
/workspace/coverage/default/5.sram_ctrl_partial_access_b2b.1900431474 |
/workspace/coverage/default/5.sram_ctrl_ram_cfg.1074305443 |
/workspace/coverage/default/5.sram_ctrl_regwen.4014701388 |
/workspace/coverage/default/5.sram_ctrl_smoke.3431264245 |
/workspace/coverage/default/5.sram_ctrl_stress_all.2279627805 |
/workspace/coverage/default/5.sram_ctrl_stress_all_with_rand_reset.4123156266 |
/workspace/coverage/default/5.sram_ctrl_stress_pipeline.2570523280 |
/workspace/coverage/default/5.sram_ctrl_throughput_w_partial_write.4127435653 |
/workspace/coverage/default/6.sram_ctrl_access_during_key_req.1576950563 |
/workspace/coverage/default/6.sram_ctrl_alert_test.3209408007 |
/workspace/coverage/default/6.sram_ctrl_bijection.1227884115 |
/workspace/coverage/default/6.sram_ctrl_executable.3903105133 |
/workspace/coverage/default/6.sram_ctrl_lc_escalation.873570107 |
/workspace/coverage/default/6.sram_ctrl_max_throughput.2492713888 |
/workspace/coverage/default/6.sram_ctrl_mem_partial_access.1387785518 |
/workspace/coverage/default/6.sram_ctrl_mem_walk.4212139120 |
/workspace/coverage/default/6.sram_ctrl_multiple_keys.855686602 |
/workspace/coverage/default/6.sram_ctrl_partial_access.1840782862 |
/workspace/coverage/default/6.sram_ctrl_partial_access_b2b.726401869 |
/workspace/coverage/default/6.sram_ctrl_ram_cfg.1548222987 |
/workspace/coverage/default/6.sram_ctrl_regwen.1671759731 |
/workspace/coverage/default/6.sram_ctrl_smoke.2130865204 |
/workspace/coverage/default/6.sram_ctrl_stress_all.2546298391 |
/workspace/coverage/default/6.sram_ctrl_stress_all_with_rand_reset.748557473 |
/workspace/coverage/default/6.sram_ctrl_stress_pipeline.888882210 |
/workspace/coverage/default/6.sram_ctrl_throughput_w_partial_write.1837469701 |
/workspace/coverage/default/7.sram_ctrl_access_during_key_req.1465328926 |
/workspace/coverage/default/7.sram_ctrl_alert_test.1922308123 |
/workspace/coverage/default/7.sram_ctrl_bijection.3127003310 |
/workspace/coverage/default/7.sram_ctrl_executable.1120008458 |
/workspace/coverage/default/7.sram_ctrl_lc_escalation.3644619852 |
/workspace/coverage/default/7.sram_ctrl_max_throughput.699923018 |
/workspace/coverage/default/7.sram_ctrl_mem_partial_access.3292633929 |
/workspace/coverage/default/7.sram_ctrl_mem_walk.176424889 |
/workspace/coverage/default/7.sram_ctrl_multiple_keys.700837907 |
/workspace/coverage/default/7.sram_ctrl_partial_access.3437488646 |
/workspace/coverage/default/7.sram_ctrl_partial_access_b2b.293176037 |
/workspace/coverage/default/7.sram_ctrl_ram_cfg.2007743124 |
/workspace/coverage/default/7.sram_ctrl_regwen.4247198733 |
/workspace/coverage/default/7.sram_ctrl_smoke.3159958371 |
/workspace/coverage/default/7.sram_ctrl_stress_all.393287384 |
/workspace/coverage/default/7.sram_ctrl_stress_all_with_rand_reset.3152301459 |
/workspace/coverage/default/7.sram_ctrl_stress_pipeline.3420247043 |
/workspace/coverage/default/7.sram_ctrl_throughput_w_partial_write.1632409100 |
/workspace/coverage/default/8.sram_ctrl_access_during_key_req.3449282992 |
/workspace/coverage/default/8.sram_ctrl_alert_test.1358592169 |
/workspace/coverage/default/8.sram_ctrl_bijection.1595487521 |
/workspace/coverage/default/8.sram_ctrl_executable.2965086535 |
/workspace/coverage/default/8.sram_ctrl_lc_escalation.367363341 |
/workspace/coverage/default/8.sram_ctrl_max_throughput.4203418878 |
/workspace/coverage/default/8.sram_ctrl_mem_partial_access.1420144775 |
/workspace/coverage/default/8.sram_ctrl_mem_walk.2144743284 |
/workspace/coverage/default/8.sram_ctrl_multiple_keys.3130188600 |
/workspace/coverage/default/8.sram_ctrl_partial_access.45444693 |
/workspace/coverage/default/8.sram_ctrl_partial_access_b2b.3534397719 |
/workspace/coverage/default/8.sram_ctrl_ram_cfg.4150577364 |
/workspace/coverage/default/8.sram_ctrl_regwen.1632496461 |
/workspace/coverage/default/8.sram_ctrl_smoke.2622134431 |
/workspace/coverage/default/8.sram_ctrl_stress_all.3451533624 |
/workspace/coverage/default/8.sram_ctrl_stress_all_with_rand_reset.1115068693 |
/workspace/coverage/default/8.sram_ctrl_stress_pipeline.3348212492 |
/workspace/coverage/default/8.sram_ctrl_throughput_w_partial_write.1601471412 |
/workspace/coverage/default/9.sram_ctrl_access_during_key_req.1173627290 |
/workspace/coverage/default/9.sram_ctrl_alert_test.3409814360 |
/workspace/coverage/default/9.sram_ctrl_bijection.2817976597 |
/workspace/coverage/default/9.sram_ctrl_executable.2000939756 |
/workspace/coverage/default/9.sram_ctrl_lc_escalation.1184031298 |
/workspace/coverage/default/9.sram_ctrl_max_throughput.3763277782 |
/workspace/coverage/default/9.sram_ctrl_mem_partial_access.2633812521 |
/workspace/coverage/default/9.sram_ctrl_mem_walk.2051251084 |
/workspace/coverage/default/9.sram_ctrl_multiple_keys.1401889060 |
/workspace/coverage/default/9.sram_ctrl_partial_access.1544821837 |
/workspace/coverage/default/9.sram_ctrl_partial_access_b2b.309098447 |
/workspace/coverage/default/9.sram_ctrl_ram_cfg.234940162 |
/workspace/coverage/default/9.sram_ctrl_regwen.2760247101 |
/workspace/coverage/default/9.sram_ctrl_smoke.4205058241 |
/workspace/coverage/default/9.sram_ctrl_stress_all.3327313966 |
/workspace/coverage/default/9.sram_ctrl_stress_all_with_rand_reset.2990577478 |
/workspace/coverage/default/9.sram_ctrl_stress_pipeline.2059536296 |
/workspace/coverage/default/9.sram_ctrl_throughput_w_partial_write.1755483455 |
TEST NO | TEST LOCATION | TEST NAME | STATUS | STARTED | FINISHED | SIMULATION TIME |
T1 |
/workspace/coverage/default/0.sram_ctrl_mem_partial_access.2918722060 |
|
|
Mar 31 03:00:11 PM PDT 24 |
Mar 31 03:02:10 PM PDT 24 |
6203566136 ps |
T2 |
/workspace/coverage/default/7.sram_ctrl_ram_cfg.2007743124 |
|
|
Mar 31 03:01:28 PM PDT 24 |
Mar 31 03:01:31 PM PDT 24 |
4206059484 ps |
T3 |
/workspace/coverage/default/25.sram_ctrl_stress_pipeline.2955559372 |
|
|
Mar 31 03:05:40 PM PDT 24 |
Mar 31 03:11:11 PM PDT 24 |
19302715184 ps |
T4 |
/workspace/coverage/default/28.sram_ctrl_access_during_key_req.1648418224 |
|
|
Mar 31 03:06:40 PM PDT 24 |
Mar 31 03:28:35 PM PDT 24 |
10758030299 ps |
T11 |
/workspace/coverage/default/41.sram_ctrl_throughput_w_partial_write.2244777805 |
|
|
Mar 31 03:10:48 PM PDT 24 |
Mar 31 03:11:06 PM PDT 24 |
716189593 ps |
T5 |
/workspace/coverage/default/7.sram_ctrl_throughput_w_partial_write.1632409100 |
|
|
Mar 31 03:01:28 PM PDT 24 |
Mar 31 03:02:08 PM PDT 24 |
1525046911 ps |
T12 |
/workspace/coverage/default/25.sram_ctrl_stress_all.2221685424 |
|
|
Mar 31 03:05:44 PM PDT 24 |
Mar 31 04:53:08 PM PDT 24 |
125953902458 ps |
T6 |
/workspace/coverage/default/25.sram_ctrl_mem_walk.3400395535 |
|
|
Mar 31 03:05:43 PM PDT 24 |
Mar 31 03:08:11 PM PDT 24 |
27547524658 ps |
T7 |
/workspace/coverage/default/4.sram_ctrl_lc_escalation.2353589500 |
|
|
Mar 31 03:00:52 PM PDT 24 |
Mar 31 03:01:47 PM PDT 24 |
17123248161 ps |
T13 |
/workspace/coverage/default/30.sram_ctrl_access_during_key_req.183814117 |
|
|
Mar 31 03:07:23 PM PDT 24 |
Mar 31 03:09:14 PM PDT 24 |
3562887215 ps |
T19 |
/workspace/coverage/default/23.sram_ctrl_bijection.3673489962 |
|
|
Mar 31 03:04:53 PM PDT 24 |
Mar 31 03:27:48 PM PDT 24 |
50028517166 ps |
T61 |
/workspace/coverage/default/4.sram_ctrl_max_throughput.3956984169 |
|
|
Mar 31 03:00:53 PM PDT 24 |
Mar 31 03:01:34 PM PDT 24 |
1527546819 ps |
T20 |
/workspace/coverage/default/45.sram_ctrl_smoke.619076568 |
|
|
Mar 31 03:12:00 PM PDT 24 |
Mar 31 03:12:10 PM PDT 24 |
685332434 ps |
T34 |
/workspace/coverage/default/34.sram_ctrl_ram_cfg.3815996145 |
|
|
Mar 31 03:08:34 PM PDT 24 |
Mar 31 03:08:38 PM PDT 24 |
3034225634 ps |
T23 |
/workspace/coverage/default/20.sram_ctrl_alert_test.1170142951 |
|
|
Mar 31 03:04:16 PM PDT 24 |
Mar 31 03:04:17 PM PDT 24 |
51313910 ps |
T8 |
/workspace/coverage/default/17.sram_ctrl_stress_all.3471479901 |
|
|
Mar 31 03:03:32 PM PDT 24 |
Mar 31 04:35:18 PM PDT 24 |
68547687724 ps |
T44 |
/workspace/coverage/default/33.sram_ctrl_mem_partial_access.1681760411 |
|
|
Mar 31 03:08:16 PM PDT 24 |
Mar 31 03:10:40 PM PDT 24 |
11230860488 ps |
T17 |
/workspace/coverage/default/40.sram_ctrl_smoke.683732949 |
|
|
Mar 31 03:10:18 PM PDT 24 |
Mar 31 03:10:34 PM PDT 24 |
4219335094 ps |
T35 |
/workspace/coverage/default/3.sram_ctrl_ram_cfg.38148344 |
|
|
Mar 31 03:00:41 PM PDT 24 |
Mar 31 03:00:45 PM PDT 24 |
1462185811 ps |
T141 |
/workspace/coverage/default/41.sram_ctrl_multiple_keys.1213725678 |
|
|
Mar 31 03:10:40 PM PDT 24 |
Mar 31 03:14:21 PM PDT 24 |
5300250745 ps |
T144 |
/workspace/coverage/default/33.sram_ctrl_mem_walk.1097795288 |
|
|
Mar 31 03:08:16 PM PDT 24 |
Mar 31 03:12:21 PM PDT 24 |
17129409765 ps |
T24 |
/workspace/coverage/default/22.sram_ctrl_alert_test.1315137926 |
|
|
Mar 31 03:04:53 PM PDT 24 |
Mar 31 03:04:55 PM PDT 24 |
14566950 ps |
T72 |
/workspace/coverage/default/43.sram_ctrl_stress_pipeline.2246173679 |
|
|
Mar 31 03:11:25 PM PDT 24 |
Mar 31 03:16:20 PM PDT 24 |
25762126523 ps |
T10 |
/workspace/coverage/default/48.sram_ctrl_lc_escalation.2542711476 |
|
|
Mar 31 03:13:17 PM PDT 24 |
Mar 31 03:13:24 PM PDT 24 |
4569217365 ps |
T18 |
/workspace/coverage/default/1.sram_ctrl_bijection.161309196 |
|
|
Mar 31 03:00:18 PM PDT 24 |
Mar 31 03:13:40 PM PDT 24 |
52271072362 ps |
T145 |
/workspace/coverage/default/16.sram_ctrl_throughput_w_partial_write.3892774632 |
|
|
Mar 31 03:03:12 PM PDT 24 |
Mar 31 03:03:24 PM PDT 24 |
9770168486 ps |
T14 |
/workspace/coverage/default/1.sram_ctrl_sec_cm.3635511091 |
|
|
Mar 31 03:00:30 PM PDT 24 |
Mar 31 03:00:33 PM PDT 24 |
308461535 ps |
T38 |
/workspace/coverage/default/34.sram_ctrl_smoke.569745054 |
|
|
Mar 31 03:08:24 PM PDT 24 |
Mar 31 03:08:43 PM PDT 24 |
4974782190 ps |
T22 |
/workspace/coverage/default/35.sram_ctrl_access_during_key_req.3932589833 |
|
|
Mar 31 03:08:45 PM PDT 24 |
Mar 31 03:11:31 PM PDT 24 |
5211370812 ps |
T15 |
/workspace/coverage/default/18.sram_ctrl_mem_partial_access.4093140297 |
|
|
Mar 31 03:03:49 PM PDT 24 |
Mar 31 03:06:07 PM PDT 24 |
9960624544 ps |
T39 |
/workspace/coverage/default/8.sram_ctrl_stress_pipeline.3348212492 |
|
|
Mar 31 03:01:32 PM PDT 24 |
Mar 31 03:04:24 PM PDT 24 |
5944045225 ps |
T25 |
/workspace/coverage/default/1.sram_ctrl_alert_test.1956071587 |
|
|
Mar 31 03:00:28 PM PDT 24 |
Mar 31 03:00:29 PM PDT 24 |
11863535 ps |
T40 |
/workspace/coverage/default/48.sram_ctrl_throughput_w_partial_write.2624267461 |
|
|
Mar 31 03:13:17 PM PDT 24 |
Mar 31 03:13:37 PM PDT 24 |
755576180 ps |
T41 |
/workspace/coverage/default/45.sram_ctrl_access_during_key_req.1823887225 |
|
|
Mar 31 03:12:10 PM PDT 24 |
Mar 31 03:30:38 PM PDT 24 |
26269050444 ps |
T21 |
/workspace/coverage/default/11.sram_ctrl_stress_all_with_rand_reset.96229050 |
|
|
Mar 31 03:02:25 PM PDT 24 |
Mar 31 03:02:36 PM PDT 24 |
413279607 ps |
T16 |
/workspace/coverage/default/29.sram_ctrl_partial_access_b2b.2960580791 |
|
|
Mar 31 03:07:00 PM PDT 24 |
Mar 31 03:12:55 PM PDT 24 |
68794769000 ps |
T52 |
/workspace/coverage/default/42.sram_ctrl_bijection.1274583808 |
|
|
Mar 31 03:11:00 PM PDT 24 |
Mar 31 03:54:41 PM PDT 24 |
281212501606 ps |
T33 |
/workspace/coverage/default/47.sram_ctrl_executable.3991289927 |
|
|
Mar 31 03:12:58 PM PDT 24 |
Mar 31 03:13:24 PM PDT 24 |
2080697438 ps |
T53 |
/workspace/coverage/default/13.sram_ctrl_partial_access.713275718 |
|
|
Mar 31 03:02:30 PM PDT 24 |
Mar 31 03:02:51 PM PDT 24 |
2473919514 ps |
T9 |
/workspace/coverage/default/45.sram_ctrl_stress_all.3425689366 |
|
|
Mar 31 03:12:26 PM PDT 24 |
Mar 31 03:28:16 PM PDT 24 |
168697306839 ps |
T54 |
/workspace/coverage/default/6.sram_ctrl_bijection.1227884115 |
|
|
Mar 31 03:01:12 PM PDT 24 |
Mar 31 03:22:12 PM PDT 24 |
65930821491 ps |
T55 |
/workspace/coverage/default/42.sram_ctrl_smoke.1247029615 |
|
|
Mar 31 03:10:56 PM PDT 24 |
Mar 31 03:11:10 PM PDT 24 |
4239188340 ps |
T56 |
/workspace/coverage/default/31.sram_ctrl_access_during_key_req.1223649476 |
|
|
Mar 31 03:07:40 PM PDT 24 |
Mar 31 03:22:12 PM PDT 24 |
7029774024 ps |
T57 |
/workspace/coverage/default/36.sram_ctrl_smoke.1834133962 |
|
|
Mar 31 03:08:53 PM PDT 24 |
Mar 31 03:09:06 PM PDT 24 |
2844556119 ps |
T28 |
/workspace/coverage/default/3.sram_ctrl_stress_all.2430602141 |
|
|
Mar 31 03:00:48 PM PDT 24 |
Mar 31 03:52:29 PM PDT 24 |
63871651866 ps |
T138 |
/workspace/coverage/default/29.sram_ctrl_partial_access.2050359406 |
|
|
Mar 31 03:07:00 PM PDT 24 |
Mar 31 03:07:15 PM PDT 24 |
1050836237 ps |
T146 |
/workspace/coverage/default/3.sram_ctrl_max_throughput.635696551 |
|
|
Mar 31 03:00:43 PM PDT 24 |
Mar 31 03:00:49 PM PDT 24 |
2567072942 ps |
T133 |
/workspace/coverage/default/7.sram_ctrl_executable.1120008458 |
|
|
Mar 31 03:01:29 PM PDT 24 |
Mar 31 03:10:04 PM PDT 24 |
5881781623 ps |
T147 |
/workspace/coverage/default/23.sram_ctrl_max_throughput.537867254 |
|
|
Mar 31 03:04:55 PM PDT 24 |
Mar 31 03:05:24 PM PDT 24 |
1835219266 ps |
T148 |
/workspace/coverage/default/47.sram_ctrl_throughput_w_partial_write.1697099312 |
|
|
Mar 31 03:12:55 PM PDT 24 |
Mar 31 03:14:54 PM PDT 24 |
1644247420 ps |
T31 |
/workspace/coverage/default/23.sram_ctrl_stress_all_with_rand_reset.2517210739 |
|
|
Mar 31 03:05:10 PM PDT 24 |
Mar 31 03:05:31 PM PDT 24 |
665258573 ps |
T94 |
/workspace/coverage/default/47.sram_ctrl_partial_access_b2b.298284631 |
|
|
Mar 31 03:12:53 PM PDT 24 |
Mar 31 03:17:04 PM PDT 24 |
20216884838 ps |
T32 |
/workspace/coverage/default/40.sram_ctrl_stress_all_with_rand_reset.3954932932 |
|
|
Mar 31 03:10:39 PM PDT 24 |
Mar 31 03:10:47 PM PDT 24 |
1753104069 ps |
T149 |
/workspace/coverage/default/39.sram_ctrl_smoke.2614617105 |
|
|
Mar 31 03:09:53 PM PDT 24 |
Mar 31 03:10:01 PM PDT 24 |
1914406539 ps |
T58 |
/workspace/coverage/default/11.sram_ctrl_lc_escalation.673140083 |
|
|
Mar 31 03:02:13 PM PDT 24 |
Mar 31 03:03:50 PM PDT 24 |
42958101965 ps |
T76 |
/workspace/coverage/default/13.sram_ctrl_access_during_key_req.4064393483 |
|
|
Mar 31 03:02:32 PM PDT 24 |
Mar 31 03:08:31 PM PDT 24 |
15133080062 ps |
T137 |
/workspace/coverage/default/23.sram_ctrl_smoke.965444438 |
|
|
Mar 31 03:04:56 PM PDT 24 |
Mar 31 03:05:11 PM PDT 24 |
1388681683 ps |
T143 |
/workspace/coverage/default/11.sram_ctrl_bijection.1134465592 |
|
|
Mar 31 03:02:15 PM PDT 24 |
Mar 31 03:24:29 PM PDT 24 |
20449702552 ps |
T59 |
/workspace/coverage/default/17.sram_ctrl_lc_escalation.2559224441 |
|
|
Mar 31 03:03:30 PM PDT 24 |
Mar 31 03:03:39 PM PDT 24 |
7642688282 ps |
T150 |
/workspace/coverage/default/38.sram_ctrl_alert_test.884216588 |
|
|
Mar 31 03:09:55 PM PDT 24 |
Mar 31 03:09:56 PM PDT 24 |
19875164 ps |
T151 |
/workspace/coverage/default/31.sram_ctrl_max_throughput.960198728 |
|
|
Mar 31 03:07:40 PM PDT 24 |
Mar 31 03:08:41 PM PDT 24 |
3340770149 ps |
T152 |
/workspace/coverage/default/26.sram_ctrl_throughput_w_partial_write.3737319851 |
|
|
Mar 31 03:05:59 PM PDT 24 |
Mar 31 03:07:19 PM PDT 24 |
1549783870 ps |
T60 |
/workspace/coverage/default/46.sram_ctrl_lc_escalation.1983917900 |
|
|
Mar 31 03:12:37 PM PDT 24 |
Mar 31 03:13:34 PM PDT 24 |
18492786533 ps |
T42 |
/workspace/coverage/default/9.sram_ctrl_regwen.2760247101 |
|
|
Mar 31 03:01:51 PM PDT 24 |
Mar 31 03:05:09 PM PDT 24 |
32987385519 ps |
T126 |
/workspace/coverage/default/46.sram_ctrl_regwen.1449042817 |
|
|
Mar 31 03:12:35 PM PDT 24 |
Mar 31 03:15:16 PM PDT 24 |
3555412595 ps |
T153 |
/workspace/coverage/default/18.sram_ctrl_ram_cfg.2714740134 |
|
|
Mar 31 03:03:43 PM PDT 24 |
Mar 31 03:03:47 PM PDT 24 |
1353530700 ps |
T154 |
/workspace/coverage/default/49.sram_ctrl_max_throughput.1215634570 |
|
|
Mar 31 03:13:39 PM PDT 24 |
Mar 31 03:13:47 PM PDT 24 |
695999768 ps |
T142 |
/workspace/coverage/default/28.sram_ctrl_multiple_keys.1613628521 |
|
|
Mar 31 03:06:27 PM PDT 24 |
Mar 31 03:19:04 PM PDT 24 |
172340695323 ps |
T155 |
/workspace/coverage/default/17.sram_ctrl_bijection.1903230815 |
|
|
Mar 31 03:03:19 PM PDT 24 |
Mar 31 03:38:11 PM PDT 24 |
32179801717 ps |
T156 |
/workspace/coverage/default/3.sram_ctrl_throughput_w_partial_write.1647671697 |
|
|
Mar 31 03:00:43 PM PDT 24 |
Mar 31 03:00:51 PM PDT 24 |
1379216091 ps |
T157 |
/workspace/coverage/default/44.sram_ctrl_alert_test.655852061 |
|
|
Mar 31 03:12:01 PM PDT 24 |
Mar 31 03:12:02 PM PDT 24 |
25925521 ps |
T158 |
/workspace/coverage/default/48.sram_ctrl_mem_walk.639021157 |
|
|
Mar 31 03:13:27 PM PDT 24 |
Mar 31 03:15:30 PM PDT 24 |
4204022698 ps |
T135 |
/workspace/coverage/default/31.sram_ctrl_executable.2839830525 |
|
|
Mar 31 03:07:39 PM PDT 24 |
Mar 31 03:12:26 PM PDT 24 |
23986230738 ps |
T159 |
/workspace/coverage/default/32.sram_ctrl_throughput_w_partial_write.814377804 |
|
|
Mar 31 03:07:54 PM PDT 24 |
Mar 31 03:08:00 PM PDT 24 |
691587225 ps |
T45 |
/workspace/coverage/default/45.sram_ctrl_stress_all_with_rand_reset.1003731459 |
|
|
Mar 31 03:12:15 PM PDT 24 |
Mar 31 03:12:34 PM PDT 24 |
640628124 ps |
T160 |
/workspace/coverage/default/41.sram_ctrl_ram_cfg.3730227266 |
|
|
Mar 31 03:10:52 PM PDT 24 |
Mar 31 03:10:56 PM PDT 24 |
1684222479 ps |
T77 |
/workspace/coverage/default/39.sram_ctrl_mem_partial_access.3931435628 |
|
|
Mar 31 03:10:11 PM PDT 24 |
Mar 31 03:11:22 PM PDT 24 |
2443989561 ps |
T161 |
/workspace/coverage/default/29.sram_ctrl_max_throughput.2037477160 |
|
|
Mar 31 03:06:58 PM PDT 24 |
Mar 31 03:07:50 PM PDT 24 |
769031920 ps |
T162 |
/workspace/coverage/default/49.sram_ctrl_alert_test.3900824048 |
|
|
Mar 31 03:13:58 PM PDT 24 |
Mar 31 03:13:58 PM PDT 24 |
23785327 ps |
T78 |
/workspace/coverage/default/12.sram_ctrl_mem_partial_access.2453599387 |
|
|
Mar 31 03:02:32 PM PDT 24 |
Mar 31 03:05:01 PM PDT 24 |
9139241320 ps |
T95 |
/workspace/coverage/default/44.sram_ctrl_stress_pipeline.2906981897 |
|
|
Mar 31 03:11:49 PM PDT 24 |
Mar 31 03:15:55 PM PDT 24 |
15523753240 ps |
T163 |
/workspace/coverage/default/34.sram_ctrl_multiple_keys.1013555071 |
|
|
Mar 31 03:08:28 PM PDT 24 |
Mar 31 03:30:55 PM PDT 24 |
34577042775 ps |
T164 |
/workspace/coverage/default/13.sram_ctrl_mem_walk.3027778136 |
|
|
Mar 31 03:02:38 PM PDT 24 |
Mar 31 03:07:33 PM PDT 24 |
22743731459 ps |
T165 |
/workspace/coverage/default/37.sram_ctrl_throughput_w_partial_write.1513927325 |
|
|
Mar 31 03:09:24 PM PDT 24 |
Mar 31 03:10:40 PM PDT 24 |
3035301589 ps |
T130 |
/workspace/coverage/default/28.sram_ctrl_executable.1672624394 |
|
|
Mar 31 03:06:40 PM PDT 24 |
Mar 31 03:10:15 PM PDT 24 |
7712802648 ps |
T166 |
/workspace/coverage/default/22.sram_ctrl_partial_access.2014263092 |
|
|
Mar 31 03:04:40 PM PDT 24 |
Mar 31 03:05:30 PM PDT 24 |
766648968 ps |
T167 |
/workspace/coverage/default/5.sram_ctrl_ram_cfg.1074305443 |
|
|
Mar 31 03:01:05 PM PDT 24 |
Mar 31 03:01:08 PM PDT 24 |
359310445 ps |
T88 |
/workspace/coverage/default/9.sram_ctrl_mem_partial_access.2633812521 |
|
|
Mar 31 03:02:00 PM PDT 24 |
Mar 31 03:04:29 PM PDT 24 |
5307707631 ps |
T168 |
/workspace/coverage/default/2.sram_ctrl_smoke.1877496448 |
|
|
Mar 31 03:00:28 PM PDT 24 |
Mar 31 03:00:50 PM PDT 24 |
3605425726 ps |
T96 |
/workspace/coverage/default/6.sram_ctrl_stress_pipeline.888882210 |
|
|
Mar 31 03:01:13 PM PDT 24 |
Mar 31 03:03:09 PM PDT 24 |
2168816496 ps |
T169 |
/workspace/coverage/default/42.sram_ctrl_mem_walk.544444187 |
|
|
Mar 31 03:11:15 PM PDT 24 |
Mar 31 03:13:19 PM PDT 24 |
2039294366 ps |
T170 |
/workspace/coverage/default/34.sram_ctrl_bijection.3703809168 |
|
|
Mar 31 03:08:27 PM PDT 24 |
Mar 31 03:28:13 PM PDT 24 |
18109668048 ps |
T171 |
/workspace/coverage/default/17.sram_ctrl_ram_cfg.1266367471 |
|
|
Mar 31 03:03:30 PM PDT 24 |
Mar 31 03:03:33 PM PDT 24 |
355261878 ps |
T172 |
/workspace/coverage/default/41.sram_ctrl_mem_walk.3626577157 |
|
|
Mar 31 03:10:53 PM PDT 24 |
Mar 31 03:16:03 PM PDT 24 |
21515057077 ps |
T29 |
/workspace/coverage/default/27.sram_ctrl_stress_all.2182210354 |
|
|
Mar 31 03:06:24 PM PDT 24 |
Mar 31 04:27:07 PM PDT 24 |
45794734987 ps |
T173 |
/workspace/coverage/default/9.sram_ctrl_max_throughput.3763277782 |
|
|
Mar 31 03:01:52 PM PDT 24 |
Mar 31 03:03:17 PM PDT 24 |
833151464 ps |
T174 |
/workspace/coverage/default/14.sram_ctrl_mem_walk.715616146 |
|
|
Mar 31 03:02:50 PM PDT 24 |
Mar 31 03:06:53 PM PDT 24 |
3943172283 ps |
T128 |
/workspace/coverage/default/6.sram_ctrl_executable.3903105133 |
|
|
Mar 31 03:01:13 PM PDT 24 |
Mar 31 03:16:42 PM PDT 24 |
15958064315 ps |
T175 |
/workspace/coverage/default/32.sram_ctrl_max_throughput.3744489202 |
|
|
Mar 31 03:07:54 PM PDT 24 |
Mar 31 03:08:56 PM PDT 24 |
772216975 ps |
T176 |
/workspace/coverage/default/10.sram_ctrl_mem_walk.1154790388 |
|
|
Mar 31 03:02:06 PM PDT 24 |
Mar 31 03:06:59 PM PDT 24 |
21529466252 ps |
T97 |
/workspace/coverage/default/28.sram_ctrl_stress_pipeline.3522381707 |
|
|
Mar 31 03:06:28 PM PDT 24 |
Mar 31 03:11:32 PM PDT 24 |
28738066586 ps |
T177 |
/workspace/coverage/default/47.sram_ctrl_ram_cfg.1758773067 |
|
|
Mar 31 03:12:58 PM PDT 24 |
Mar 31 03:13:02 PM PDT 24 |
1409950537 ps |
T98 |
/workspace/coverage/default/49.sram_ctrl_stress_pipeline.2863778208 |
|
|
Mar 31 03:13:33 PM PDT 24 |
Mar 31 03:19:01 PM PDT 24 |
20412081411 ps |
T178 |
/workspace/coverage/default/33.sram_ctrl_bijection.676535920 |
|
|
Mar 31 03:08:07 PM PDT 24 |
Mar 31 03:41:52 PM PDT 24 |
163927345222 ps |
T89 |
/workspace/coverage/default/23.sram_ctrl_access_during_key_req.1109510491 |
|
|
Mar 31 03:05:04 PM PDT 24 |
Mar 31 03:17:10 PM PDT 24 |
43834783034 ps |
T46 |
/workspace/coverage/default/13.sram_ctrl_stress_all_with_rand_reset.210619628 |
|
|
Mar 31 03:02:38 PM PDT 24 |
Mar 31 03:03:07 PM PDT 24 |
4028125570 ps |
T179 |
/workspace/coverage/default/2.sram_ctrl_partial_access.3527227697 |
|
|
Mar 31 03:00:28 PM PDT 24 |
Mar 31 03:01:14 PM PDT 24 |
1434453136 ps |
T129 |
/workspace/coverage/default/19.sram_ctrl_executable.2278465096 |
|
|
Mar 31 03:03:55 PM PDT 24 |
Mar 31 03:22:53 PM PDT 24 |
9657798895 ps |
T180 |
/workspace/coverage/default/36.sram_ctrl_bijection.2006055041 |
|
|
Mar 31 03:08:52 PM PDT 24 |
Mar 31 03:35:46 PM PDT 24 |
52063256447 ps |
T181 |
/workspace/coverage/default/9.sram_ctrl_throughput_w_partial_write.1755483455 |
|
|
Mar 31 03:01:51 PM PDT 24 |
Mar 31 03:02:30 PM PDT 24 |
754809372 ps |
T131 |
/workspace/coverage/default/2.sram_ctrl_regwen.4135094364 |
|
|
Mar 31 03:00:35 PM PDT 24 |
Mar 31 03:12:08 PM PDT 24 |
5070815171 ps |
T182 |
/workspace/coverage/default/24.sram_ctrl_executable.4233707078 |
|
|
Mar 31 03:05:24 PM PDT 24 |
Mar 31 03:17:15 PM PDT 24 |
45531136853 ps |
T183 |
/workspace/coverage/default/0.sram_ctrl_partial_access_b2b.238288677 |
|
|
Mar 31 03:00:10 PM PDT 24 |
Mar 31 03:05:04 PM PDT 24 |
5430339979 ps |
T184 |
/workspace/coverage/default/4.sram_ctrl_access_during_key_req.541324118 |
|
|
Mar 31 03:00:53 PM PDT 24 |
Mar 31 03:07:23 PM PDT 24 |
19014323733 ps |
T185 |
/workspace/coverage/default/20.sram_ctrl_stress_pipeline.4150684375 |
|
|
Mar 31 03:04:03 PM PDT 24 |
Mar 31 03:09:31 PM PDT 24 |
5566675118 ps |
T186 |
/workspace/coverage/default/15.sram_ctrl_lc_escalation.927919038 |
|
|
Mar 31 03:02:53 PM PDT 24 |
Mar 31 03:03:34 PM PDT 24 |
6917470023 ps |
T90 |
/workspace/coverage/default/9.sram_ctrl_access_during_key_req.1173627290 |
|
|
Mar 31 03:01:49 PM PDT 24 |
Mar 31 03:19:49 PM PDT 24 |
17373182987 ps |
T187 |
/workspace/coverage/default/37.sram_ctrl_mem_walk.3485526857 |
|
|
Mar 31 03:09:29 PM PDT 24 |
Mar 31 03:11:48 PM PDT 24 |
18131030795 ps |
T188 |
/workspace/coverage/default/46.sram_ctrl_max_throughput.1843189274 |
|
|
Mar 31 03:12:28 PM PDT 24 |
Mar 31 03:14:01 PM PDT 24 |
812974031 ps |
T47 |
/workspace/coverage/default/21.sram_ctrl_stress_all_with_rand_reset.3306419069 |
|
|
Mar 31 03:04:29 PM PDT 24 |
Mar 31 03:04:36 PM PDT 24 |
627311168 ps |
T189 |
/workspace/coverage/default/42.sram_ctrl_alert_test.2296299235 |
|
|
Mar 31 03:11:21 PM PDT 24 |
Mar 31 03:11:22 PM PDT 24 |
53441982 ps |
T190 |
/workspace/coverage/default/6.sram_ctrl_alert_test.3209408007 |
|
|
Mar 31 03:01:23 PM PDT 24 |
Mar 31 03:01:24 PM PDT 24 |
45907860 ps |
T191 |
/workspace/coverage/default/18.sram_ctrl_lc_escalation.1439032825 |
|
|
Mar 31 03:03:42 PM PDT 24 |
Mar 31 03:04:46 PM PDT 24 |
19949104739 ps |
T192 |
/workspace/coverage/default/15.sram_ctrl_mem_walk.757732582 |
|
|
Mar 31 03:03:02 PM PDT 24 |
Mar 31 03:08:00 PM PDT 24 |
86161540988 ps |
T193 |
/workspace/coverage/default/45.sram_ctrl_regwen.3278600113 |
|
|
Mar 31 03:12:15 PM PDT 24 |
Mar 31 03:22:47 PM PDT 24 |
2130911906 ps |
T30 |
/workspace/coverage/default/39.sram_ctrl_stress_all.3283224603 |
|
|
Mar 31 03:10:18 PM PDT 24 |
Mar 31 05:14:49 PM PDT 24 |
1045015547933 ps |
T132 |
/workspace/coverage/default/3.sram_ctrl_executable.744746148 |
|
|
Mar 31 03:00:42 PM PDT 24 |
Mar 31 03:07:16 PM PDT 24 |
27449859752 ps |
T48 |
/workspace/coverage/default/34.sram_ctrl_stress_all_with_rand_reset.1768561022 |
|
|
Mar 31 03:08:34 PM PDT 24 |
Mar 31 03:09:22 PM PDT 24 |
929763585 ps |
T194 |
/workspace/coverage/default/36.sram_ctrl_throughput_w_partial_write.1021180211 |
|
|
Mar 31 03:09:00 PM PDT 24 |
Mar 31 03:09:16 PM PDT 24 |
1433800316 ps |
T43 |
/workspace/coverage/default/44.sram_ctrl_stress_all.2136077945 |
|
|
Mar 31 03:12:01 PM PDT 24 |
Mar 31 03:26:28 PM PDT 24 |
28314367100 ps |
T195 |
/workspace/coverage/default/5.sram_ctrl_max_throughput.1269535923 |
|
|
Mar 31 03:00:59 PM PDT 24 |
Mar 31 03:02:19 PM PDT 24 |
4440349214 ps |
T196 |
/workspace/coverage/default/36.sram_ctrl_stress_pipeline.3792668741 |
|
|
Mar 31 03:08:52 PM PDT 24 |
Mar 31 03:11:16 PM PDT 24 |
8922947097 ps |
T134 |
/workspace/coverage/default/23.sram_ctrl_regwen.2856622282 |
|
|
Mar 31 03:05:02 PM PDT 24 |
Mar 31 03:16:05 PM PDT 24 |
11426259345 ps |
T197 |
/workspace/coverage/default/20.sram_ctrl_lc_escalation.3269706194 |
|
|
Mar 31 03:04:09 PM PDT 24 |
Mar 31 03:04:42 PM PDT 24 |
5279298983 ps |
T198 |
/workspace/coverage/default/27.sram_ctrl_max_throughput.1836793989 |
|
|
Mar 31 03:06:15 PM PDT 24 |
Mar 31 03:06:23 PM PDT 24 |
11084109146 ps |
T199 |
/workspace/coverage/default/49.sram_ctrl_lc_escalation.1207758238 |
|
|
Mar 31 03:13:46 PM PDT 24 |
Mar 31 03:15:04 PM PDT 24 |
49294626727 ps |
T200 |
/workspace/coverage/default/6.sram_ctrl_multiple_keys.855686602 |
|
|
Mar 31 03:01:05 PM PDT 24 |
Mar 31 03:11:47 PM PDT 24 |
14967008233 ps |
T201 |
/workspace/coverage/default/11.sram_ctrl_alert_test.2503794624 |
|
|
Mar 31 03:02:23 PM PDT 24 |
Mar 31 03:02:24 PM PDT 24 |
43504348 ps |
T49 |
/workspace/coverage/default/28.sram_ctrl_stress_all_with_rand_reset.2135104495 |
|
|
Mar 31 03:06:50 PM PDT 24 |
Mar 31 03:07:41 PM PDT 24 |
1999817371 ps |
T50 |
/workspace/coverage/default/18.sram_ctrl_stress_all_with_rand_reset.2301833719 |
|
|
Mar 31 03:03:47 PM PDT 24 |
Mar 31 03:05:22 PM PDT 24 |
5693534625 ps |
T202 |
/workspace/coverage/default/13.sram_ctrl_bijection.2619706884 |
|
|
Mar 31 03:02:32 PM PDT 24 |
Mar 31 03:18:54 PM PDT 24 |
49168729689 ps |
T203 |
/workspace/coverage/default/23.sram_ctrl_stress_pipeline.3058446531 |
|
|
Mar 31 03:04:54 PM PDT 24 |
Mar 31 03:11:22 PM PDT 24 |
22889082267 ps |
T204 |
/workspace/coverage/default/41.sram_ctrl_mem_partial_access.461238863 |
|
|
Mar 31 03:10:52 PM PDT 24 |
Mar 31 03:11:52 PM PDT 24 |
1986329168 ps |
T205 |
/workspace/coverage/default/12.sram_ctrl_ram_cfg.2679959087 |
|
|
Mar 31 03:02:32 PM PDT 24 |
Mar 31 03:02:36 PM PDT 24 |
1407452513 ps |
T206 |
/workspace/coverage/default/44.sram_ctrl_executable.2553117825 |
|
|
Mar 31 03:11:54 PM PDT 24 |
Mar 31 03:21:55 PM PDT 24 |
16426446515 ps |
T207 |
/workspace/coverage/default/1.sram_ctrl_max_throughput.108318023 |
|
|
Mar 31 03:00:26 PM PDT 24 |
Mar 31 03:02:17 PM PDT 24 |
3053044115 ps |
T51 |
/workspace/coverage/default/4.sram_ctrl_stress_all_with_rand_reset.3690069298 |
|
|
Mar 31 03:00:53 PM PDT 24 |
Mar 31 03:01:07 PM PDT 24 |
4392653863 ps |
T208 |
/workspace/coverage/default/38.sram_ctrl_access_during_key_req.1391954740 |
|
|
Mar 31 03:09:47 PM PDT 24 |
Mar 31 03:20:51 PM PDT 24 |
10994520169 ps |
T209 |
/workspace/coverage/default/12.sram_ctrl_mem_walk.2161721539 |
|
|
Mar 31 03:02:32 PM PDT 24 |
Mar 31 03:04:52 PM PDT 24 |
13747290834 ps |
T210 |
/workspace/coverage/default/21.sram_ctrl_access_during_key_req.641058366 |
|
|
Mar 31 03:04:22 PM PDT 24 |
Mar 31 03:10:12 PM PDT 24 |
10084113497 ps |
T136 |
/workspace/coverage/default/9.sram_ctrl_partial_access_b2b.309098447 |
|
|
Mar 31 03:01:50 PM PDT 24 |
Mar 31 03:04:06 PM PDT 24 |
25817750917 ps |
T211 |
/workspace/coverage/default/36.sram_ctrl_lc_escalation.1372320764 |
|
|
Mar 31 03:08:59 PM PDT 24 |
Mar 31 03:10:12 PM PDT 24 |
13694580350 ps |
T212 |
/workspace/coverage/default/9.sram_ctrl_smoke.4205058241 |
|
|
Mar 31 03:01:41 PM PDT 24 |
Mar 31 03:01:49 PM PDT 24 |
579885709 ps |
T139 |
/workspace/coverage/default/35.sram_ctrl_regwen.212367686 |
|
|
Mar 31 03:08:47 PM PDT 24 |
Mar 31 03:20:59 PM PDT 24 |
54228602330 ps |
T213 |
/workspace/coverage/default/30.sram_ctrl_smoke.2427133110 |
|
|
Mar 31 03:07:10 PM PDT 24 |
Mar 31 03:07:34 PM PDT 24 |
625965812 ps |
T214 |
/workspace/coverage/default/30.sram_ctrl_stress_pipeline.3189701767 |
|
|
Mar 31 03:07:11 PM PDT 24 |
Mar 31 03:10:35 PM PDT 24 |
15412327181 ps |
T215 |
/workspace/coverage/default/49.sram_ctrl_partial_access.279321143 |
|
|
Mar 31 03:13:32 PM PDT 24 |
Mar 31 03:15:16 PM PDT 24 |
20362762586 ps |
T216 |
/workspace/coverage/default/13.sram_ctrl_ram_cfg.4262726912 |
|
|
Mar 31 03:02:39 PM PDT 24 |
Mar 31 03:02:43 PM PDT 24 |
676692722 ps |
T217 |
/workspace/coverage/default/17.sram_ctrl_access_during_key_req.2111715376 |
|
|
Mar 31 03:03:30 PM PDT 24 |
Mar 31 03:07:11 PM PDT 24 |
3590408390 ps |
T218 |
/workspace/coverage/default/15.sram_ctrl_multiple_keys.2946320420 |
|
|
Mar 31 03:02:53 PM PDT 24 |
Mar 31 03:10:06 PM PDT 24 |
89619189967 ps |
T219 |
/workspace/coverage/default/9.sram_ctrl_stress_all.3327313966 |
|
|
Mar 31 03:01:58 PM PDT 24 |
Mar 31 04:59:09 PM PDT 24 |
792639912891 ps |
T220 |
/workspace/coverage/default/33.sram_ctrl_regwen.2484203673 |
|
|
Mar 31 03:08:15 PM PDT 24 |
Mar 31 03:19:27 PM PDT 24 |
12151218464 ps |
T221 |
/workspace/coverage/default/10.sram_ctrl_access_during_key_req.2156518800 |
|
|
Mar 31 03:02:04 PM PDT 24 |
Mar 31 03:18:46 PM PDT 24 |
30158757498 ps |
T222 |
/workspace/coverage/default/13.sram_ctrl_lc_escalation.617469498 |
|
|
Mar 31 03:02:32 PM PDT 24 |
Mar 31 03:03:18 PM PDT 24 |
6860759795 ps |
T223 |
/workspace/coverage/default/23.sram_ctrl_partial_access_b2b.4273257296 |
|
|
Mar 31 03:04:52 PM PDT 24 |
Mar 31 03:10:59 PM PDT 24 |
61313563232 ps |
T224 |
/workspace/coverage/default/15.sram_ctrl_access_during_key_req.2852350659 |
|
|
Mar 31 03:02:55 PM PDT 24 |
Mar 31 03:07:07 PM PDT 24 |
5035669773 ps |
T225 |
/workspace/coverage/default/5.sram_ctrl_partial_access.243510709 |
|
|
Mar 31 03:01:00 PM PDT 24 |
Mar 31 03:01:22 PM PDT 24 |
4591424105 ps |
T226 |
/workspace/coverage/default/5.sram_ctrl_access_during_key_req.1614315210 |
|
|
Mar 31 03:01:00 PM PDT 24 |
Mar 31 03:17:59 PM PDT 24 |
21833762167 ps |
T227 |
/workspace/coverage/default/47.sram_ctrl_regwen.4267200414 |
|
|
Mar 31 03:12:59 PM PDT 24 |
Mar 31 03:21:02 PM PDT 24 |
13640991668 ps |
T228 |
/workspace/coverage/default/23.sram_ctrl_partial_access.322203465 |
|
|
Mar 31 03:04:52 PM PDT 24 |
Mar 31 03:07:30 PM PDT 24 |
2007227754 ps |
T229 |
/workspace/coverage/default/34.sram_ctrl_partial_access.2361018540 |
|
|
Mar 31 03:08:28 PM PDT 24 |
Mar 31 03:08:47 PM PDT 24 |
809300225 ps |
T140 |
/workspace/coverage/default/30.sram_ctrl_partial_access_b2b.684804522 |
|
|
Mar 31 03:07:16 PM PDT 24 |
Mar 31 03:11:36 PM PDT 24 |
50915264423 ps |
T230 |
/workspace/coverage/default/19.sram_ctrl_access_during_key_req.3789924243 |
|
|
Mar 31 03:03:55 PM PDT 24 |
Mar 31 03:12:26 PM PDT 24 |
6058042192 ps |
T231 |
/workspace/coverage/default/13.sram_ctrl_throughput_w_partial_write.3320114675 |
|
|
Mar 31 03:02:32 PM PDT 24 |
Mar 31 03:03:41 PM PDT 24 |
1512020745 ps |
T232 |
/workspace/coverage/default/7.sram_ctrl_bijection.3127003310 |
|
|
Mar 31 03:01:21 PM PDT 24 |
Mar 31 03:41:28 PM PDT 24 |
111724854333 ps |
T233 |
/workspace/coverage/default/30.sram_ctrl_regwen.3012117908 |
|
|
Mar 31 03:07:23 PM PDT 24 |
Mar 31 03:21:59 PM PDT 24 |
8153513519 ps |
T234 |
/workspace/coverage/default/41.sram_ctrl_executable.129645950 |
|
|
Mar 31 03:10:53 PM PDT 24 |
Mar 31 03:18:17 PM PDT 24 |
59297133556 ps |
T235 |
/workspace/coverage/default/7.sram_ctrl_alert_test.1922308123 |
|
|
Mar 31 03:01:33 PM PDT 24 |
Mar 31 03:01:33 PM PDT 24 |
18378841 ps |
T236 |
/workspace/coverage/default/28.sram_ctrl_max_throughput.2389837614 |
|
|
Mar 31 03:06:32 PM PDT 24 |
Mar 31 03:08:39 PM PDT 24 |
3081207948 ps |
T237 |
/workspace/coverage/default/13.sram_ctrl_alert_test.1539380844 |
|
|
Mar 31 03:02:40 PM PDT 24 |
Mar 31 03:02:41 PM PDT 24 |
34078391 ps |
T238 |
/workspace/coverage/default/4.sram_ctrl_executable.2994441393 |
|
|
Mar 31 03:00:54 PM PDT 24 |
Mar 31 03:16:32 PM PDT 24 |
301487155648 ps |
T239 |
/workspace/coverage/default/40.sram_ctrl_throughput_w_partial_write.2228680240 |
|
|
Mar 31 03:10:32 PM PDT 24 |
Mar 31 03:12:27 PM PDT 24 |
772908966 ps |
T240 |
/workspace/coverage/default/14.sram_ctrl_ram_cfg.1062486342 |
|
|
Mar 31 03:02:47 PM PDT 24 |
Mar 31 03:02:50 PM PDT 24 |
1400699554 ps |
T241 |
/workspace/coverage/default/16.sram_ctrl_ram_cfg.2641695366 |
|
|
Mar 31 03:03:24 PM PDT 24 |
Mar 31 03:03:27 PM PDT 24 |
361048098 ps |
T242 |
/workspace/coverage/default/48.sram_ctrl_ram_cfg.4265908958 |
|
|
Mar 31 03:13:28 PM PDT 24 |
Mar 31 03:13:31 PM PDT 24 |
347817052 ps |
T243 |
/workspace/coverage/default/43.sram_ctrl_alert_test.3098299061 |
|
|
Mar 31 03:11:42 PM PDT 24 |
Mar 31 03:11:42 PM PDT 24 |
15361224 ps |
T244 |
/workspace/coverage/default/24.sram_ctrl_partial_access_b2b.1843205354 |
|
|
Mar 31 03:05:16 PM PDT 24 |
Mar 31 03:09:06 PM PDT 24 |
21295549123 ps |
T245 |
/workspace/coverage/default/48.sram_ctrl_regwen.1390981468 |
|
|
Mar 31 03:13:23 PM PDT 24 |
Mar 31 03:20:32 PM PDT 24 |
30317161710 ps |
T246 |
/workspace/coverage/default/6.sram_ctrl_mem_walk.4212139120 |
|
|
Mar 31 03:01:13 PM PDT 24 |
Mar 31 03:05:08 PM PDT 24 |
32841513411 ps |
T247 |
/workspace/coverage/default/2.sram_ctrl_lc_escalation.2602871047 |
|
|
Mar 31 03:00:35 PM PDT 24 |
Mar 31 03:01:56 PM PDT 24 |
138659722013 ps |
T248 |
/workspace/coverage/default/45.sram_ctrl_lc_escalation.979183278 |
|
|
Mar 31 03:12:11 PM PDT 24 |
Mar 31 03:12:54 PM PDT 24 |
25067584183 ps |
T249 |
/workspace/coverage/default/21.sram_ctrl_lc_escalation.3962344673 |
|
|
Mar 31 03:04:25 PM PDT 24 |
Mar 31 03:05:06 PM PDT 24 |
6487242128 ps |
T250 |
/workspace/coverage/default/19.sram_ctrl_stress_pipeline.165212384 |
|
|
Mar 31 03:03:57 PM PDT 24 |
Mar 31 03:10:39 PM PDT 24 |
5531051785 ps |
T251 |
/workspace/coverage/default/13.sram_ctrl_executable.2171487575 |
|
|
Mar 31 03:02:38 PM PDT 24 |
Mar 31 03:23:00 PM PDT 24 |
56949920423 ps |
T252 |
/workspace/coverage/default/32.sram_ctrl_stress_all.1105858730 |
|
|
Mar 31 03:08:00 PM PDT 24 |
Mar 31 04:21:20 PM PDT 24 |
122260160761 ps |
T104 |
/workspace/coverage/default/29.sram_ctrl_stress_all_with_rand_reset.107704744 |
|
|
Mar 31 03:07:03 PM PDT 24 |
Mar 31 03:07:15 PM PDT 24 |
920495962 ps |
T253 |
/workspace/coverage/default/36.sram_ctrl_partial_access.3885932159 |
|
|
Mar 31 03:08:59 PM PDT 24 |
Mar 31 03:09:13 PM PDT 24 |
1073755027 ps |
T254 |
/workspace/coverage/default/0.sram_ctrl_lc_escalation.4269226419 |
|
|
Mar 31 03:00:07 PM PDT 24 |
Mar 31 03:01:35 PM PDT 24 |
113957821782 ps |
T255 |
/workspace/coverage/default/33.sram_ctrl_stress_pipeline.3144355536 |
|
|
Mar 31 03:08:11 PM PDT 24 |
Mar 31 03:12:59 PM PDT 24 |
4694141264 ps |
T256 |
/workspace/coverage/default/20.sram_ctrl_mem_partial_access.2735914293 |
|
|
Mar 31 03:04:15 PM PDT 24 |
Mar 31 03:06:54 PM PDT 24 |
62253720925 ps |
T257 |
/workspace/coverage/default/14.sram_ctrl_partial_access_b2b.1978470003 |
|
|
Mar 31 03:02:46 PM PDT 24 |
Mar 31 03:11:18 PM PDT 24 |
92083938233 ps |
T258 |
/workspace/coverage/default/2.sram_ctrl_mem_walk.2461405423 |
|
|
Mar 31 03:00:36 PM PDT 24 |
Mar 31 03:05:38 PM PDT 24 |
44933059309 ps |
T259 |
/workspace/coverage/default/17.sram_ctrl_executable.1384166744 |
|
|
Mar 31 03:03:26 PM PDT 24 |
Mar 31 03:07:00 PM PDT 24 |
8422027731 ps |
T260 |
/workspace/coverage/default/27.sram_ctrl_multiple_keys.792230480 |
|
|
Mar 31 03:06:10 PM PDT 24 |
Mar 31 03:17:36 PM PDT 24 |
38413672510 ps |
T261 |
/workspace/coverage/default/49.sram_ctrl_throughput_w_partial_write.4254874590 |
|
|
Mar 31 03:13:40 PM PDT 24 |
Mar 31 03:13:47 PM PDT 24 |
693018748 ps |
T262 |
/workspace/coverage/default/10.sram_ctrl_partial_access.2084608901 |
|
|
Mar 31 03:01:59 PM PDT 24 |
Mar 31 03:02:52 PM PDT 24 |
1251118734 ps |
T263 |
/workspace/coverage/default/15.sram_ctrl_bijection.4169800046 |
|
|
Mar 31 03:02:54 PM PDT 24 |
Mar 31 03:19:47 PM PDT 24 |
73773008302 ps |
T264 |
/workspace/coverage/default/41.sram_ctrl_partial_access.3216010068 |
|
|
Mar 31 03:10:47 PM PDT 24 |
Mar 31 03:11:46 PM PDT 24 |
2487643520 ps |
T265 |
/workspace/coverage/default/25.sram_ctrl_access_during_key_req.3645028340 |
|
|
Mar 31 03:05:44 PM PDT 24 |
Mar 31 03:11:23 PM PDT 24 |
5370134849 ps |
T266 |
/workspace/coverage/default/24.sram_ctrl_stress_all_with_rand_reset.1505957480 |
|
|
Mar 31 03:05:24 PM PDT 24 |
Mar 31 03:06:33 PM PDT 24 |
6319488069 ps |
T267 |
/workspace/coverage/default/21.sram_ctrl_regwen.146629230 |
|
|
Mar 31 03:04:28 PM PDT 24 |
Mar 31 03:08:50 PM PDT 24 |
12213754623 ps |
T268 |
/workspace/coverage/default/43.sram_ctrl_max_throughput.2549371516 |
|
|
Mar 31 03:11:32 PM PDT 24 |
Mar 31 03:11:45 PM PDT 24 |
731472383 ps |
T269 |
/workspace/coverage/default/42.sram_ctrl_mem_partial_access.440531031 |
|
|
Mar 31 03:11:15 PM PDT 24 |
Mar 31 03:13:41 PM PDT 24 |
6562096539 ps |
T270 |
/workspace/coverage/default/21.sram_ctrl_stress_pipeline.998643901 |
|
|
Mar 31 03:04:14 PM PDT 24 |
Mar 31 03:08:23 PM PDT 24 |
7882943646 ps |
T271 |
/workspace/coverage/default/0.sram_ctrl_stress_all.1511522994 |
|
|
Mar 31 03:00:17 PM PDT 24 |
Mar 31 03:27:04 PM PDT 24 |
283863826740 ps |
T272 |
/workspace/coverage/default/30.sram_ctrl_mem_walk.108784787 |
|
|
Mar 31 03:07:22 PM PDT 24 |
Mar 31 03:12:33 PM PDT 24 |
37225853720 ps |
T273 |
/workspace/coverage/default/35.sram_ctrl_alert_test.2909730229 |
|
|
Mar 31 03:08:52 PM PDT 24 |
Mar 31 03:08:53 PM PDT 24 |
64584662 ps |
T274 |
/workspace/coverage/default/11.sram_ctrl_stress_all.603915211 |
|
|
Mar 31 03:02:26 PM PDT 24 |
Mar 31 03:56:14 PM PDT 24 |
242154190081 ps |
T275 |
/workspace/coverage/default/26.sram_ctrl_executable.3963189865 |
|
|
Mar 31 03:05:59 PM PDT 24 |
Mar 31 03:20:38 PM PDT 24 |
39264701380 ps |
T276 |
/workspace/coverage/default/38.sram_ctrl_lc_escalation.3245421882 |
|
|
Mar 31 03:09:45 PM PDT 24 |
Mar 31 03:10:57 PM PDT 24 |
107434946285 ps |
T277 |
/workspace/coverage/default/13.sram_ctrl_stress_all.428121890 |
|
|
Mar 31 03:02:40 PM PDT 24 |
Mar 31 05:40:44 PM PDT 24 |
1325131746317 ps |
T278 |
/workspace/coverage/default/48.sram_ctrl_multiple_keys.2515361269 |
|
|
Mar 31 03:13:05 PM PDT 24 |
Mar 31 03:28:12 PM PDT 24 |
8291639207 ps |
T279 |
/workspace/coverage/default/47.sram_ctrl_max_throughput.464315686 |
|
|
Mar 31 03:12:54 PM PDT 24 |
Mar 31 03:13:16 PM PDT 24 |
743313514 ps |
T280 |
/workspace/coverage/default/4.sram_ctrl_partial_access.81099448 |
|
|
Mar 31 03:00:56 PM PDT 24 |
Mar 31 03:02:30 PM PDT 24 |
511604302 ps |
T281 |
/workspace/coverage/default/15.sram_ctrl_partial_access.4249176141 |
|
|
Mar 31 03:02:52 PM PDT 24 |
Mar 31 03:03:00 PM PDT 24 |
759305866 ps |
T282 |
/workspace/coverage/default/17.sram_ctrl_mem_partial_access.3578164825 |
|
|
Mar 31 03:03:26 PM PDT 24 |
Mar 31 03:04:27 PM PDT 24 |
1973916545 ps |
T283 |
/workspace/coverage/default/20.sram_ctrl_throughput_w_partial_write.1982609431 |
|
|
Mar 31 03:04:08 PM PDT 24 |
Mar 31 03:05:32 PM PDT 24 |
3256101267 ps |
T284 |
/workspace/coverage/default/37.sram_ctrl_regwen.990077996 |
|
|
Mar 31 03:09:30 PM PDT 24 |
Mar 31 03:22:40 PM PDT 24 |
40450947950 ps |
T285 |
/workspace/coverage/default/3.sram_ctrl_alert_test.3553597718 |
|
|
Mar 31 03:00:46 PM PDT 24 |
Mar 31 03:00:47 PM PDT 24 |
24465684 ps |
T286 |
/workspace/coverage/default/38.sram_ctrl_mem_walk.2511614366 |
|
|
Mar 31 03:09:52 PM PDT 24 |
Mar 31 03:13:37 PM PDT 24 |
4154800024 ps |
T287 |
/workspace/coverage/default/14.sram_ctrl_smoke.1570022680 |
|
|
Mar 31 03:02:38 PM PDT 24 |
Mar 31 03:02:51 PM PDT 24 |
487851532 ps |
T288 |
/workspace/coverage/default/15.sram_ctrl_regwen.4119632153 |
|
|
Mar 31 03:02:54 PM PDT 24 |
Mar 31 03:08:32 PM PDT 24 |
5295295583 ps |
T289 |
/workspace/coverage/default/22.sram_ctrl_partial_access_b2b.1489065917 |
|
|
Mar 31 03:04:44 PM PDT 24 |
Mar 31 03:10:32 PM PDT 24 |
210882993198 ps |
T290 |
/workspace/coverage/default/1.sram_ctrl_partial_access.1890722611 |
|
|
Mar 31 03:00:25 PM PDT 24 |
Mar 31 03:00:40 PM PDT 24 |
440482870 ps |
T79 |
/workspace/coverage/default/48.sram_ctrl_mem_partial_access.1280373149 |
|
|
Mar 31 03:13:27 PM PDT 24 |
Mar 31 03:15:54 PM PDT 24 |
5153225927 ps |
T291 |
/workspace/coverage/default/46.sram_ctrl_alert_test.733747820 |
|
|
Mar 31 03:12:47 PM PDT 24 |
Mar 31 03:12:48 PM PDT 24 |
12973265 ps |
T292 |
/workspace/coverage/default/26.sram_ctrl_alert_test.3646558183 |
|
|
Mar 31 03:06:11 PM PDT 24 |
Mar 31 03:06:11 PM PDT 24 |
138661839 ps |
T293 |
/workspace/coverage/default/22.sram_ctrl_stress_all.1486506804 |
|
|
Mar 31 03:04:53 PM PDT 24 |
Mar 31 03:47:41 PM PDT 24 |
191900235386 ps |
T294 |
/workspace/coverage/default/48.sram_ctrl_smoke.1436504951 |
|
|
Mar 31 03:13:04 PM PDT 24 |
Mar 31 03:13:13 PM PDT 24 |
2445340067 ps |
T295 |
/workspace/coverage/default/33.sram_ctrl_stress_all.4132002108 |
|
|
Mar 31 03:08:15 PM PDT 24 |
Mar 31 03:56:44 PM PDT 24 |
84939195540 ps |
T296 |
/workspace/coverage/default/12.sram_ctrl_executable.1409942153 |
|
|
Mar 31 03:02:32 PM PDT 24 |
Mar 31 03:06:49 PM PDT 24 |
5043328825 ps |
T297 |
/workspace/coverage/default/21.sram_ctrl_alert_test.1870693440 |
|
|
Mar 31 03:04:35 PM PDT 24 |
Mar 31 03:04:36 PM PDT 24 |
11020744 ps |
T298 |
/workspace/coverage/default/47.sram_ctrl_alert_test.1026111346 |
|
|
Mar 31 03:13:04 PM PDT 24 |
Mar 31 03:13:05 PM PDT 24 |
17320919 ps |
T299 |
/workspace/coverage/default/42.sram_ctrl_stress_pipeline.1615642339 |
|
|
Mar 31 03:11:02 PM PDT 24 |
Mar 31 03:13:51 PM PDT 24 |
3009330318 ps |
T300 |
/workspace/coverage/default/49.sram_ctrl_stress_all.26577163 |
|
|
Mar 31 03:13:59 PM PDT 24 |
Mar 31 04:46:59 PM PDT 24 |
174114293525 ps |
T301 |
/workspace/coverage/default/3.sram_ctrl_partial_access.1214313209 |
|
|
Mar 31 03:00:42 PM PDT 24 |
Mar 31 03:00:52 PM PDT 24 |
9183260483 ps |
T302 |
/workspace/coverage/default/19.sram_ctrl_mem_walk.1099848384 |
|
|
Mar 31 03:04:01 PM PDT 24 |
Mar 31 03:08:06 PM PDT 24 |
13583053089 ps |
T303 |
/workspace/coverage/default/42.sram_ctrl_ram_cfg.3477851026 |
|
|
Mar 31 03:11:15 PM PDT 24 |
Mar 31 03:11:19 PM PDT 24 |
645151516 ps |
T304 |
/workspace/coverage/default/27.sram_ctrl_mem_partial_access.1097008881 |
|
|
Mar 31 03:06:22 PM PDT 24 |
Mar 31 03:08:51 PM PDT 24 |
4694283526 ps |
T305 |
/workspace/coverage/default/9.sram_ctrl_multiple_keys.1401889060 |
|
|
Mar 31 03:01:43 PM PDT 24 |
Mar 31 03:09:14 PM PDT 24 |
5542024759 ps |