Tests
dashboard | hierarchy | modlist | groups | tests | asserts
Total Coverage Summary 
SCORELINECONDTOGGLEFSMBRANCHASSERTGROUP
98.32 99.43 95.61 100.00 100.00 96.55 99.56 97.07


Total test records in report: 916
tests.html | tests1.html | tests2.html | tests3.html | tests4.html | tests5.html | tests6.html | tests7.html | tests8.html | tests9.html | tests10.html | tests11.html | tests12.html | tests13.html | tests14.html | tests15.html | tests16.html | tests17.html | tests18.html

T311 /workspace/coverage/default/22.sram_ctrl_partial_access_b2b.940511825 May 26 03:09:20 PM PDT 24 May 26 03:16:35 PM PDT 24 16401477245 ps
T312 /workspace/coverage/default/8.sram_ctrl_alert_test.3155958812 May 26 03:05:23 PM PDT 24 May 26 03:05:25 PM PDT 24 69286997 ps
T313 /workspace/coverage/default/5.sram_ctrl_lc_escalation.2727172461 May 26 03:04:14 PM PDT 24 May 26 03:04:49 PM PDT 24 7262546710 ps
T314 /workspace/coverage/default/34.sram_ctrl_alert_test.2458647697 May 26 03:12:42 PM PDT 24 May 26 03:12:43 PM PDT 24 64022655 ps
T315 /workspace/coverage/default/48.sram_ctrl_max_throughput.3594612282 May 26 03:16:39 PM PDT 24 May 26 03:18:35 PM PDT 24 797212151 ps
T316 /workspace/coverage/default/44.sram_ctrl_smoke.2388338377 May 26 03:15:17 PM PDT 24 May 26 03:15:29 PM PDT 24 835295745 ps
T317 /workspace/coverage/default/29.sram_ctrl_stress_pipeline.3881169358 May 26 03:11:02 PM PDT 24 May 26 03:15:47 PM PDT 24 42828954232 ps
T318 /workspace/coverage/default/42.sram_ctrl_multiple_keys.2303573775 May 26 03:14:46 PM PDT 24 May 26 03:30:23 PM PDT 24 65215741650 ps
T319 /workspace/coverage/default/34.sram_ctrl_mem_partial_access.3381406045 May 26 03:12:42 PM PDT 24 May 26 03:15:22 PM PDT 24 9783142448 ps
T320 /workspace/coverage/default/10.sram_ctrl_alert_test.2166105534 May 26 03:06:02 PM PDT 24 May 26 03:06:03 PM PDT 24 18432326 ps
T321 /workspace/coverage/default/19.sram_ctrl_mem_partial_access.3151706401 May 26 03:08:32 PM PDT 24 May 26 03:09:42 PM PDT 24 5630121798 ps
T322 /workspace/coverage/default/26.sram_ctrl_ram_cfg.2649716927 May 26 03:10:19 PM PDT 24 May 26 03:10:24 PM PDT 24 360006088 ps
T19 /workspace/coverage/default/3.sram_ctrl_sec_cm.4289666740 May 26 03:03:51 PM PDT 24 May 26 03:03:57 PM PDT 24 1495753383 ps
T34 /workspace/coverage/default/38.sram_ctrl_partial_access.1064849806 May 26 03:13:43 PM PDT 24 May 26 03:13:53 PM PDT 24 7289091514 ps
T35 /workspace/coverage/default/15.sram_ctrl_alert_test.2366067434 May 26 03:07:29 PM PDT 24 May 26 03:07:30 PM PDT 24 12425095 ps
T36 /workspace/coverage/default/18.sram_ctrl_max_throughput.1160557986 May 26 03:08:07 PM PDT 24 May 26 03:08:40 PM PDT 24 2989719690 ps
T37 /workspace/coverage/default/3.sram_ctrl_stress_pipeline.2079399018 May 26 03:03:29 PM PDT 24 May 26 03:09:56 PM PDT 24 16259045814 ps
T38 /workspace/coverage/default/42.sram_ctrl_ram_cfg.3055703958 May 26 03:15:02 PM PDT 24 May 26 03:15:06 PM PDT 24 346460015 ps
T39 /workspace/coverage/default/18.sram_ctrl_ram_cfg.3512908725 May 26 03:08:14 PM PDT 24 May 26 03:08:19 PM PDT 24 1348583260 ps
T40 /workspace/coverage/default/30.sram_ctrl_regwen.3280719727 May 26 03:11:28 PM PDT 24 May 26 03:20:01 PM PDT 24 2213619152 ps
T41 /workspace/coverage/default/11.sram_ctrl_executable.4172462933 May 26 03:06:09 PM PDT 24 May 26 03:35:51 PM PDT 24 78395184990 ps
T42 /workspace/coverage/default/24.sram_ctrl_ram_cfg.1519254175 May 26 03:09:49 PM PDT 24 May 26 03:09:53 PM PDT 24 1343502270 ps
T323 /workspace/coverage/default/17.sram_ctrl_stress_pipeline.804311847 May 26 03:07:47 PM PDT 24 May 26 03:12:07 PM PDT 24 21662106946 ps
T324 /workspace/coverage/default/25.sram_ctrl_alert_test.2947425703 May 26 03:10:07 PM PDT 24 May 26 03:10:08 PM PDT 24 13439243 ps
T325 /workspace/coverage/default/43.sram_ctrl_partial_access.3095874904 May 26 03:15:09 PM PDT 24 May 26 03:15:51 PM PDT 24 795586882 ps
T326 /workspace/coverage/default/13.sram_ctrl_max_throughput.2574825631 May 26 03:06:41 PM PDT 24 May 26 03:06:47 PM PDT 24 2808540592 ps
T327 /workspace/coverage/default/11.sram_ctrl_partial_access_b2b.4103607139 May 26 03:06:01 PM PDT 24 May 26 03:17:12 PM PDT 24 110817249315 ps
T328 /workspace/coverage/default/0.sram_ctrl_lc_escalation.597643134 May 26 03:02:44 PM PDT 24 May 26 03:03:55 PM PDT 24 47794884293 ps
T329 /workspace/coverage/default/34.sram_ctrl_max_throughput.4125113991 May 26 03:12:25 PM PDT 24 May 26 03:15:02 PM PDT 24 6950645707 ps
T330 /workspace/coverage/default/47.sram_ctrl_bijection.4016039276 May 26 03:16:11 PM PDT 24 May 26 03:48:22 PM PDT 24 151049862701 ps
T331 /workspace/coverage/default/32.sram_ctrl_mem_partial_access.724653624 May 26 03:12:02 PM PDT 24 May 26 03:14:02 PM PDT 24 8784734409 ps
T332 /workspace/coverage/default/16.sram_ctrl_multiple_keys.3316919543 May 26 03:07:26 PM PDT 24 May 26 03:21:36 PM PDT 24 53649138236 ps
T333 /workspace/coverage/default/6.sram_ctrl_bijection.662649353 May 26 03:04:37 PM PDT 24 May 26 03:45:19 PM PDT 24 443026387258 ps
T334 /workspace/coverage/default/1.sram_ctrl_stress_pipeline.3917874876 May 26 03:02:59 PM PDT 24 May 26 03:06:51 PM PDT 24 15298660427 ps
T335 /workspace/coverage/default/43.sram_ctrl_alert_test.3280859525 May 26 03:15:18 PM PDT 24 May 26 03:15:19 PM PDT 24 32481852 ps
T336 /workspace/coverage/default/45.sram_ctrl_ram_cfg.3549740465 May 26 03:15:52 PM PDT 24 May 26 03:15:56 PM PDT 24 757954883 ps
T337 /workspace/coverage/default/49.sram_ctrl_throughput_w_partial_write.1894415219 May 26 03:16:51 PM PDT 24 May 26 03:18:51 PM PDT 24 3088956797 ps
T338 /workspace/coverage/default/6.sram_ctrl_mem_partial_access.3420200055 May 26 03:04:38 PM PDT 24 May 26 03:05:46 PM PDT 24 4009479837 ps
T339 /workspace/coverage/default/35.sram_ctrl_smoke.2425381241 May 26 03:12:41 PM PDT 24 May 26 03:15:50 PM PDT 24 14341448105 ps
T340 /workspace/coverage/default/22.sram_ctrl_partial_access.3763277437 May 26 03:09:17 PM PDT 24 May 26 03:09:42 PM PDT 24 1052682354 ps
T341 /workspace/coverage/default/3.sram_ctrl_alert_test.3119253812 May 26 03:03:52 PM PDT 24 May 26 03:03:53 PM PDT 24 16055760 ps
T342 /workspace/coverage/default/48.sram_ctrl_regwen.1947604398 May 26 03:16:47 PM PDT 24 May 26 03:27:49 PM PDT 24 44842234442 ps
T343 /workspace/coverage/default/29.sram_ctrl_mem_walk.2844374198 May 26 03:11:10 PM PDT 24 May 26 03:16:26 PM PDT 24 14127361895 ps
T344 /workspace/coverage/default/30.sram_ctrl_multiple_keys.1307313861 May 26 03:11:16 PM PDT 24 May 26 03:26:35 PM PDT 24 100293305004 ps
T345 /workspace/coverage/default/29.sram_ctrl_alert_test.1788310022 May 26 03:11:17 PM PDT 24 May 26 03:11:19 PM PDT 24 21346111 ps
T346 /workspace/coverage/default/19.sram_ctrl_mem_walk.1983969407 May 26 03:08:33 PM PDT 24 May 26 03:10:46 PM PDT 24 4033005422 ps
T347 /workspace/coverage/default/35.sram_ctrl_alert_test.1769782706 May 26 03:13:05 PM PDT 24 May 26 03:13:07 PM PDT 24 11168310 ps
T348 /workspace/coverage/default/42.sram_ctrl_regwen.4094449275 May 26 03:15:02 PM PDT 24 May 26 03:20:15 PM PDT 24 7265074248 ps
T349 /workspace/coverage/default/10.sram_ctrl_lc_escalation.2546526618 May 26 03:05:54 PM PDT 24 May 26 03:08:25 PM PDT 24 220068269404 ps
T350 /workspace/coverage/default/10.sram_ctrl_mem_partial_access.2057696063 May 26 03:05:53 PM PDT 24 May 26 03:07:12 PM PDT 24 5555716754 ps
T351 /workspace/coverage/default/26.sram_ctrl_mem_walk.3698092262 May 26 03:10:19 PM PDT 24 May 26 03:12:57 PM PDT 24 14181371138 ps
T352 /workspace/coverage/default/18.sram_ctrl_throughput_w_partial_write.1982428894 May 26 03:08:16 PM PDT 24 May 26 03:09:29 PM PDT 24 3148224359 ps
T353 /workspace/coverage/default/27.sram_ctrl_regwen.1895739748 May 26 03:10:30 PM PDT 24 May 26 03:13:29 PM PDT 24 7610226645 ps
T354 /workspace/coverage/default/34.sram_ctrl_partial_access_b2b.2226346932 May 26 03:12:24 PM PDT 24 May 26 03:18:34 PM PDT 24 15431694811 ps
T355 /workspace/coverage/default/6.sram_ctrl_regwen.3184680352 May 26 03:04:39 PM PDT 24 May 26 03:17:21 PM PDT 24 40943950099 ps
T356 /workspace/coverage/default/25.sram_ctrl_smoke.2884932352 May 26 03:09:48 PM PDT 24 May 26 03:10:04 PM PDT 24 4088516884 ps
T357 /workspace/coverage/default/40.sram_ctrl_stress_pipeline.1301399313 May 26 03:14:11 PM PDT 24 May 26 03:18:53 PM PDT 24 6181176772 ps
T358 /workspace/coverage/default/3.sram_ctrl_smoke.1783277820 May 26 03:03:26 PM PDT 24 May 26 03:03:36 PM PDT 24 2697459849 ps
T359 /workspace/coverage/default/24.sram_ctrl_mem_walk.2590232077 May 26 03:09:46 PM PDT 24 May 26 03:12:24 PM PDT 24 17531478099 ps
T360 /workspace/coverage/default/29.sram_ctrl_bijection.1940939633 May 26 03:11:02 PM PDT 24 May 26 03:46:42 PM PDT 24 31814115120 ps
T361 /workspace/coverage/default/34.sram_ctrl_regwen.2678107554 May 26 03:12:32 PM PDT 24 May 26 03:36:13 PM PDT 24 16467641713 ps
T362 /workspace/coverage/default/13.sram_ctrl_executable.3327523227 May 26 03:06:51 PM PDT 24 May 26 03:09:41 PM PDT 24 6201451005 ps
T363 /workspace/coverage/default/40.sram_ctrl_smoke.2100015659 May 26 03:14:11 PM PDT 24 May 26 03:14:33 PM PDT 24 1408935479 ps
T364 /workspace/coverage/default/40.sram_ctrl_throughput_w_partial_write.3254945813 May 26 03:14:18 PM PDT 24 May 26 03:16:34 PM PDT 24 790285128 ps
T365 /workspace/coverage/default/15.sram_ctrl_ram_cfg.3427214932 May 26 03:07:19 PM PDT 24 May 26 03:07:23 PM PDT 24 365949667 ps
T366 /workspace/coverage/default/0.sram_ctrl_stress_pipeline.4191815889 May 26 03:02:37 PM PDT 24 May 26 03:09:42 PM PDT 24 7168054106 ps
T367 /workspace/coverage/default/38.sram_ctrl_lc_escalation.1490781438 May 26 03:13:43 PM PDT 24 May 26 03:15:01 PM PDT 24 30847160613 ps
T65 /workspace/coverage/default/47.sram_ctrl_stress_all_with_rand_reset.922818467 May 26 03:16:26 PM PDT 24 May 26 03:16:39 PM PDT 24 1215404918 ps
T368 /workspace/coverage/default/2.sram_ctrl_lc_escalation.3675446513 May 26 03:03:15 PM PDT 24 May 26 03:04:30 PM PDT 24 51830255533 ps
T66 /workspace/coverage/default/6.sram_ctrl_stress_all_with_rand_reset.296751772 May 26 03:04:38 PM PDT 24 May 26 03:05:18 PM PDT 24 842414925 ps
T369 /workspace/coverage/default/8.sram_ctrl_partial_access.828201017 May 26 03:05:09 PM PDT 24 May 26 03:07:20 PM PDT 24 2447145780 ps
T370 /workspace/coverage/default/44.sram_ctrl_ram_cfg.2323449535 May 26 03:15:32 PM PDT 24 May 26 03:15:36 PM PDT 24 344843384 ps
T371 /workspace/coverage/default/26.sram_ctrl_bijection.694843739 May 26 03:10:07 PM PDT 24 May 26 03:27:57 PM PDT 24 31454855345 ps
T372 /workspace/coverage/default/42.sram_ctrl_executable.2101723395 May 26 03:14:56 PM PDT 24 May 26 03:29:17 PM PDT 24 128467267144 ps
T373 /workspace/coverage/default/37.sram_ctrl_throughput_w_partial_write.707357684 May 26 03:13:21 PM PDT 24 May 26 03:15:20 PM PDT 24 1614627950 ps
T374 /workspace/coverage/default/19.sram_ctrl_stress_pipeline.2427478498 May 26 03:08:22 PM PDT 24 May 26 03:11:03 PM PDT 24 3284246699 ps
T375 /workspace/coverage/default/32.sram_ctrl_alert_test.3971218686 May 26 03:12:12 PM PDT 24 May 26 03:12:13 PM PDT 24 16460361 ps
T376 /workspace/coverage/default/23.sram_ctrl_partial_access.2257502864 May 26 03:09:25 PM PDT 24 May 26 03:09:40 PM PDT 24 1626152022 ps
T377 /workspace/coverage/default/23.sram_ctrl_mem_walk.2789573921 May 26 03:09:33 PM PDT 24 May 26 03:12:02 PM PDT 24 13593272849 ps
T378 /workspace/coverage/default/27.sram_ctrl_max_throughput.3279818399 May 26 03:10:28 PM PDT 24 May 26 03:10:35 PM PDT 24 2888350379 ps
T379 /workspace/coverage/default/9.sram_ctrl_smoke.1280078992 May 26 03:05:32 PM PDT 24 May 26 03:05:44 PM PDT 24 2970144077 ps
T380 /workspace/coverage/default/1.sram_ctrl_throughput_w_partial_write.2629248772 May 26 03:03:01 PM PDT 24 May 26 03:05:22 PM PDT 24 3218401164 ps
T381 /workspace/coverage/default/5.sram_ctrl_ram_cfg.939467622 May 26 03:04:24 PM PDT 24 May 26 03:04:28 PM PDT 24 347108728 ps
T382 /workspace/coverage/default/36.sram_ctrl_mem_walk.3059743975 May 26 03:13:14 PM PDT 24 May 26 03:17:59 PM PDT 24 5254652994 ps
T383 /workspace/coverage/default/20.sram_ctrl_multiple_keys.1668865129 May 26 03:08:44 PM PDT 24 May 26 03:33:12 PM PDT 24 21029728573 ps
T384 /workspace/coverage/default/47.sram_ctrl_alert_test.4273347284 May 26 03:16:27 PM PDT 24 May 26 03:16:28 PM PDT 24 17172698 ps
T385 /workspace/coverage/default/2.sram_ctrl_smoke.4273668848 May 26 03:03:16 PM PDT 24 May 26 03:03:56 PM PDT 24 700822744 ps
T386 /workspace/coverage/default/9.sram_ctrl_partial_access.3105217169 May 26 03:05:32 PM PDT 24 May 26 03:05:50 PM PDT 24 3246549960 ps
T387 /workspace/coverage/default/22.sram_ctrl_multiple_keys.2347649544 May 26 03:09:13 PM PDT 24 May 26 03:36:15 PM PDT 24 123296919692 ps
T388 /workspace/coverage/default/28.sram_ctrl_smoke.939324207 May 26 03:10:49 PM PDT 24 May 26 03:13:02 PM PDT 24 9949718309 ps
T389 /workspace/coverage/default/42.sram_ctrl_smoke.2166534727 May 26 03:14:37 PM PDT 24 May 26 03:16:42 PM PDT 24 8354172774 ps
T390 /workspace/coverage/default/41.sram_ctrl_max_throughput.1356113700 May 26 03:14:31 PM PDT 24 May 26 03:17:19 PM PDT 24 2394835620 ps
T391 /workspace/coverage/default/34.sram_ctrl_partial_access.893290634 May 26 03:12:24 PM PDT 24 May 26 03:12:54 PM PDT 24 6993573985 ps
T392 /workspace/coverage/default/19.sram_ctrl_lc_escalation.1079961404 May 26 03:08:35 PM PDT 24 May 26 03:09:29 PM PDT 24 10120860776 ps
T393 /workspace/coverage/default/40.sram_ctrl_mem_partial_access.1994261829 May 26 03:14:24 PM PDT 24 May 26 03:15:49 PM PDT 24 7311774932 ps
T394 /workspace/coverage/default/1.sram_ctrl_mem_walk.3533612845 May 26 03:03:05 PM PDT 24 May 26 03:05:12 PM PDT 24 8233264764 ps
T395 /workspace/coverage/default/26.sram_ctrl_throughput_w_partial_write.2629941117 May 26 03:10:14 PM PDT 24 May 26 03:11:30 PM PDT 24 3601989420 ps
T396 /workspace/coverage/default/28.sram_ctrl_throughput_w_partial_write.4146251591 May 26 03:10:46 PM PDT 24 May 26 03:10:53 PM PDT 24 725754094 ps
T397 /workspace/coverage/default/19.sram_ctrl_regwen.3259893581 May 26 03:08:35 PM PDT 24 May 26 03:33:20 PM PDT 24 14715245253 ps
T398 /workspace/coverage/default/17.sram_ctrl_lc_escalation.303818726 May 26 03:07:52 PM PDT 24 May 26 03:09:30 PM PDT 24 16819010899 ps
T399 /workspace/coverage/default/28.sram_ctrl_mem_partial_access.2057399343 May 26 03:10:54 PM PDT 24 May 26 03:11:58 PM PDT 24 2008294355 ps
T400 /workspace/coverage/default/25.sram_ctrl_mem_walk.3027609978 May 26 03:10:00 PM PDT 24 May 26 03:12:46 PM PDT 24 7445256123 ps
T401 /workspace/coverage/default/28.sram_ctrl_multiple_keys.1067876002 May 26 03:10:49 PM PDT 24 May 26 03:32:21 PM PDT 24 16116825205 ps
T402 /workspace/coverage/default/47.sram_ctrl_partial_access.2779964326 May 26 03:16:21 PM PDT 24 May 26 03:16:51 PM PDT 24 651894960 ps
T403 /workspace/coverage/default/48.sram_ctrl_mem_walk.4109006514 May 26 03:16:45 PM PDT 24 May 26 03:19:31 PM PDT 24 27715186238 ps
T404 /workspace/coverage/default/26.sram_ctrl_partial_access.2204196454 May 26 03:10:08 PM PDT 24 May 26 03:10:54 PM PDT 24 884728072 ps
T405 /workspace/coverage/default/18.sram_ctrl_executable.2809938553 May 26 03:08:14 PM PDT 24 May 26 03:09:23 PM PDT 24 3279257109 ps
T406 /workspace/coverage/default/34.sram_ctrl_ram_cfg.4060469043 May 26 03:12:42 PM PDT 24 May 26 03:12:46 PM PDT 24 549317755 ps
T407 /workspace/coverage/default/15.sram_ctrl_smoke.4041660906 May 26 03:07:12 PM PDT 24 May 26 03:07:19 PM PDT 24 1888352483 ps
T408 /workspace/coverage/default/33.sram_ctrl_throughput_w_partial_write.3810489088 May 26 03:12:13 PM PDT 24 May 26 03:12:28 PM PDT 24 719852102 ps
T409 /workspace/coverage/default/33.sram_ctrl_alert_test.1865375724 May 26 03:12:25 PM PDT 24 May 26 03:12:27 PM PDT 24 37938121 ps
T410 /workspace/coverage/default/20.sram_ctrl_lc_escalation.2097999347 May 26 03:08:42 PM PDT 24 May 26 03:09:47 PM PDT 24 9718211812 ps
T411 /workspace/coverage/default/13.sram_ctrl_regwen.526681764 May 26 03:06:50 PM PDT 24 May 26 03:17:31 PM PDT 24 7210025931 ps
T412 /workspace/coverage/default/9.sram_ctrl_lc_escalation.1813574387 May 26 03:05:38 PM PDT 24 May 26 03:06:40 PM PDT 24 9713503259 ps
T413 /workspace/coverage/default/24.sram_ctrl_stress_pipeline.442996500 May 26 03:09:39 PM PDT 24 May 26 03:11:51 PM PDT 24 6407264287 ps
T414 /workspace/coverage/default/40.sram_ctrl_executable.1249427635 May 26 03:14:18 PM PDT 24 May 26 03:32:19 PM PDT 24 37096394826 ps
T415 /workspace/coverage/default/33.sram_ctrl_bijection.1323119165 May 26 03:12:13 PM PDT 24 May 26 03:38:36 PM PDT 24 92119792834 ps
T416 /workspace/coverage/default/30.sram_ctrl_max_throughput.154008391 May 26 03:11:17 PM PDT 24 May 26 03:12:51 PM PDT 24 1500215760 ps
T417 /workspace/coverage/default/18.sram_ctrl_lc_escalation.3087204514 May 26 03:08:17 PM PDT 24 May 26 03:09:44 PM PDT 24 83162826623 ps
T418 /workspace/coverage/default/3.sram_ctrl_mem_walk.292509652 May 26 03:03:42 PM PDT 24 May 26 03:09:34 PM PDT 24 106398181373 ps
T419 /workspace/coverage/default/35.sram_ctrl_ram_cfg.513503292 May 26 03:12:58 PM PDT 24 May 26 03:13:02 PM PDT 24 359715169 ps
T420 /workspace/coverage/default/32.sram_ctrl_max_throughput.1098379982 May 26 03:11:57 PM PDT 24 May 26 03:12:51 PM PDT 24 2684496994 ps
T421 /workspace/coverage/default/30.sram_ctrl_partial_access.1773042047 May 26 03:11:17 PM PDT 24 May 26 03:11:40 PM PDT 24 1369006644 ps
T422 /workspace/coverage/default/49.sram_ctrl_stress_pipeline.3376215807 May 26 03:16:52 PM PDT 24 May 26 03:21:45 PM PDT 24 5573793791 ps
T423 /workspace/coverage/default/24.sram_ctrl_bijection.2858200180 May 26 03:09:39 PM PDT 24 May 26 03:34:24 PM PDT 24 250771203177 ps
T424 /workspace/coverage/default/16.sram_ctrl_ram_cfg.669250335 May 26 03:07:41 PM PDT 24 May 26 03:07:45 PM PDT 24 2402539683 ps
T425 /workspace/coverage/default/48.sram_ctrl_partial_access.1293577365 May 26 03:16:32 PM PDT 24 May 26 03:16:45 PM PDT 24 3123905947 ps
T426 /workspace/coverage/default/49.sram_ctrl_executable.1672465536 May 26 03:17:01 PM PDT 24 May 26 03:40:16 PM PDT 24 77932298205 ps
T427 /workspace/coverage/default/43.sram_ctrl_lc_escalation.1977037881 May 26 03:15:08 PM PDT 24 May 26 03:16:14 PM PDT 24 11076329204 ps
T428 /workspace/coverage/default/21.sram_ctrl_multiple_keys.306675300 May 26 03:08:56 PM PDT 24 May 26 03:20:31 PM PDT 24 33893546750 ps
T20 /workspace/coverage/default/2.sram_ctrl_sec_cm.4213214036 May 26 03:03:28 PM PDT 24 May 26 03:03:32 PM PDT 24 339323494 ps
T429 /workspace/coverage/default/36.sram_ctrl_partial_access.2091182398 May 26 03:13:07 PM PDT 24 May 26 03:13:20 PM PDT 24 798260642 ps
T430 /workspace/coverage/default/5.sram_ctrl_multiple_keys.1082162681 May 26 03:04:06 PM PDT 24 May 26 03:07:52 PM PDT 24 3130140721 ps
T431 /workspace/coverage/default/7.sram_ctrl_mem_partial_access.3343532071 May 26 03:05:03 PM PDT 24 May 26 03:06:16 PM PDT 24 1461329563 ps
T432 /workspace/coverage/default/48.sram_ctrl_partial_access_b2b.3199177012 May 26 03:16:35 PM PDT 24 May 26 03:24:47 PM PDT 24 19409664647 ps
T433 /workspace/coverage/default/6.sram_ctrl_stress_pipeline.978023871 May 26 03:04:32 PM PDT 24 May 26 03:10:15 PM PDT 24 40136684555 ps
T434 /workspace/coverage/default/26.sram_ctrl_multiple_keys.3951593408 May 26 03:10:09 PM PDT 24 May 26 03:26:39 PM PDT 24 55092819317 ps
T435 /workspace/coverage/default/47.sram_ctrl_throughput_w_partial_write.2258169531 May 26 03:16:21 PM PDT 24 May 26 03:17:40 PM PDT 24 1514330829 ps
T436 /workspace/coverage/default/15.sram_ctrl_partial_access_b2b.1187552307 May 26 03:07:20 PM PDT 24 May 26 03:17:19 PM PDT 24 95447728542 ps
T437 /workspace/coverage/default/33.sram_ctrl_regwen.1798359789 May 26 03:12:22 PM PDT 24 May 26 03:17:02 PM PDT 24 2018665977 ps
T438 /workspace/coverage/default/15.sram_ctrl_multiple_keys.2797934553 May 26 03:07:12 PM PDT 24 May 26 03:26:32 PM PDT 24 8837498049 ps
T439 /workspace/coverage/default/14.sram_ctrl_mem_walk.2815304541 May 26 03:07:12 PM PDT 24 May 26 03:12:25 PM PDT 24 86379893659 ps
T440 /workspace/coverage/default/10.sram_ctrl_bijection.4271017270 May 26 03:05:46 PM PDT 24 May 26 03:17:55 PM PDT 24 44613421181 ps
T441 /workspace/coverage/default/16.sram_ctrl_partial_access.1033186063 May 26 03:07:27 PM PDT 24 May 26 03:07:33 PM PDT 24 1636869021 ps
T442 /workspace/coverage/default/44.sram_ctrl_bijection.3441330540 May 26 03:15:20 PM PDT 24 May 26 03:28:46 PM PDT 24 166671002344 ps
T443 /workspace/coverage/default/6.sram_ctrl_mem_walk.1080716835 May 26 03:04:39 PM PDT 24 May 26 03:07:11 PM PDT 24 6913692833 ps
T444 /workspace/coverage/default/10.sram_ctrl_ram_cfg.3755128113 May 26 03:05:52 PM PDT 24 May 26 03:05:57 PM PDT 24 2406475858 ps
T445 /workspace/coverage/default/31.sram_ctrl_bijection.333956396 May 26 03:11:37 PM PDT 24 May 26 03:49:02 PM PDT 24 396517218707 ps
T446 /workspace/coverage/default/22.sram_ctrl_stress_all_with_rand_reset.883864627 May 26 03:09:19 PM PDT 24 May 26 03:12:02 PM PDT 24 7656115671 ps
T447 /workspace/coverage/default/28.sram_ctrl_partial_access.1188527534 May 26 03:10:46 PM PDT 24 May 26 03:11:43 PM PDT 24 3437271107 ps
T448 /workspace/coverage/default/39.sram_ctrl_lc_escalation.1229132540 May 26 03:14:00 PM PDT 24 May 26 03:15:32 PM PDT 24 18165359620 ps
T449 /workspace/coverage/default/23.sram_ctrl_executable.4087943879 May 26 03:09:32 PM PDT 24 May 26 03:21:39 PM PDT 24 35151658363 ps
T450 /workspace/coverage/default/22.sram_ctrl_alert_test.637479210 May 26 03:09:18 PM PDT 24 May 26 03:09:19 PM PDT 24 22769587 ps
T451 /workspace/coverage/default/11.sram_ctrl_mem_partial_access.2339654550 May 26 03:06:09 PM PDT 24 May 26 03:08:39 PM PDT 24 2454277790 ps
T452 /workspace/coverage/default/9.sram_ctrl_partial_access_b2b.1590705624 May 26 03:05:31 PM PDT 24 May 26 03:09:32 PM PDT 24 36827560079 ps
T453 /workspace/coverage/default/4.sram_ctrl_ram_cfg.2796707873 May 26 03:04:06 PM PDT 24 May 26 03:04:10 PM PDT 24 1475419072 ps
T454 /workspace/coverage/default/0.sram_ctrl_multiple_keys.2436455819 May 26 03:02:37 PM PDT 24 May 26 03:21:51 PM PDT 24 36905303989 ps
T455 /workspace/coverage/default/13.sram_ctrl_stress_all_with_rand_reset.4007629434 May 26 03:06:48 PM PDT 24 May 26 03:07:04 PM PDT 24 897216307 ps
T456 /workspace/coverage/default/46.sram_ctrl_throughput_w_partial_write.4115913104 May 26 03:16:07 PM PDT 24 May 26 03:16:15 PM PDT 24 687900401 ps
T457 /workspace/coverage/default/18.sram_ctrl_regwen.1964691253 May 26 03:08:14 PM PDT 24 May 26 03:23:11 PM PDT 24 23145690351 ps
T458 /workspace/coverage/default/36.sram_ctrl_partial_access_b2b.1512071601 May 26 03:13:07 PM PDT 24 May 26 03:17:15 PM PDT 24 16326206881 ps
T459 /workspace/coverage/default/8.sram_ctrl_stress_pipeline.3133188382 May 26 03:05:18 PM PDT 24 May 26 03:09:59 PM PDT 24 16515311106 ps
T460 /workspace/coverage/default/28.sram_ctrl_mem_walk.560297935 May 26 03:10:54 PM PDT 24 May 26 03:16:23 PM PDT 24 18723082582 ps
T461 /workspace/coverage/default/36.sram_ctrl_access_during_key_req.2701218182 May 26 03:13:06 PM PDT 24 May 26 03:15:16 PM PDT 24 13356977990 ps
T462 /workspace/coverage/default/39.sram_ctrl_partial_access_b2b.4094797799 May 26 03:14:01 PM PDT 24 May 26 03:21:20 PM PDT 24 35469983708 ps
T463 /workspace/coverage/default/34.sram_ctrl_mem_walk.4263358781 May 26 03:12:42 PM PDT 24 May 26 03:17:56 PM PDT 24 14122088512 ps
T464 /workspace/coverage/default/15.sram_ctrl_throughput_w_partial_write.1145364603 May 26 03:07:19 PM PDT 24 May 26 03:08:09 PM PDT 24 1401871589 ps
T465 /workspace/coverage/default/41.sram_ctrl_partial_access.1304945904 May 26 03:14:33 PM PDT 24 May 26 03:14:54 PM PDT 24 1202509995 ps
T466 /workspace/coverage/default/37.sram_ctrl_partial_access_b2b.2698163434 May 26 03:13:20 PM PDT 24 May 26 03:19:50 PM PDT 24 15246050901 ps
T467 /workspace/coverage/default/39.sram_ctrl_partial_access.399796156 May 26 03:13:58 PM PDT 24 May 26 03:14:21 PM PDT 24 972665563 ps
T468 /workspace/coverage/default/13.sram_ctrl_throughput_w_partial_write.2438552250 May 26 03:06:41 PM PDT 24 May 26 03:09:24 PM PDT 24 2799586739 ps
T469 /workspace/coverage/default/17.sram_ctrl_alert_test.2325622326 May 26 03:07:59 PM PDT 24 May 26 03:08:01 PM PDT 24 20996374 ps
T470 /workspace/coverage/default/28.sram_ctrl_alert_test.1827811336 May 26 03:10:54 PM PDT 24 May 26 03:10:55 PM PDT 24 15238141 ps
T471 /workspace/coverage/default/46.sram_ctrl_alert_test.201586615 May 26 03:16:13 PM PDT 24 May 26 03:16:14 PM PDT 24 12035446 ps
T472 /workspace/coverage/default/24.sram_ctrl_executable.78216764 May 26 03:09:45 PM PDT 24 May 26 03:31:30 PM PDT 24 21440798758 ps
T473 /workspace/coverage/default/31.sram_ctrl_mem_walk.1690310244 May 26 03:11:49 PM PDT 24 May 26 03:17:52 PM PDT 24 98486207834 ps
T474 /workspace/coverage/default/15.sram_ctrl_regwen.967640592 May 26 03:07:18 PM PDT 24 May 26 03:27:57 PM PDT 24 13127250279 ps
T475 /workspace/coverage/default/45.sram_ctrl_mem_walk.3584215106 May 26 03:15:54 PM PDT 24 May 26 03:19:50 PM PDT 24 15755181568 ps
T21 /workspace/coverage/default/1.sram_ctrl_sec_cm.149441828 May 26 03:03:06 PM PDT 24 May 26 03:03:10 PM PDT 24 858134159 ps
T476 /workspace/coverage/default/28.sram_ctrl_stress_pipeline.759837083 May 26 03:10:45 PM PDT 24 May 26 03:14:27 PM PDT 24 34936967527 ps
T477 /workspace/coverage/default/27.sram_ctrl_smoke.3644961967 May 26 03:10:22 PM PDT 24 May 26 03:10:45 PM PDT 24 4293422223 ps
T478 /workspace/coverage/default/24.sram_ctrl_regwen.3681143684 May 26 03:09:46 PM PDT 24 May 26 03:31:01 PM PDT 24 14117246742 ps
T479 /workspace/coverage/default/14.sram_ctrl_mem_partial_access.4265098526 May 26 03:07:10 PM PDT 24 May 26 03:08:27 PM PDT 24 1413863363 ps
T480 /workspace/coverage/default/4.sram_ctrl_stress_pipeline.3688861588 May 26 03:03:59 PM PDT 24 May 26 03:07:31 PM PDT 24 52583013011 ps
T481 /workspace/coverage/default/13.sram_ctrl_partial_access_b2b.2890324099 May 26 03:06:36 PM PDT 24 May 26 03:13:55 PM PDT 24 38273116211 ps
T482 /workspace/coverage/default/47.sram_ctrl_ram_cfg.3405268114 May 26 03:16:26 PM PDT 24 May 26 03:16:30 PM PDT 24 364233458 ps
T483 /workspace/coverage/default/14.sram_ctrl_alert_test.3975115249 May 26 03:07:11 PM PDT 24 May 26 03:07:12 PM PDT 24 86778898 ps
T484 /workspace/coverage/default/39.sram_ctrl_max_throughput.3190754149 May 26 03:13:58 PM PDT 24 May 26 03:14:41 PM PDT 24 1489266651 ps
T485 /workspace/coverage/default/8.sram_ctrl_max_throughput.3497505804 May 26 03:05:18 PM PDT 24 May 26 03:05:33 PM PDT 24 696805229 ps
T486 /workspace/coverage/default/9.sram_ctrl_mem_partial_access.679627418 May 26 03:05:41 PM PDT 24 May 26 03:08:35 PM PDT 24 14166573796 ps
T487 /workspace/coverage/default/4.sram_ctrl_throughput_w_partial_write.3875668879 May 26 03:03:57 PM PDT 24 May 26 03:04:15 PM PDT 24 722622642 ps
T488 /workspace/coverage/default/6.sram_ctrl_throughput_w_partial_write.4192499704 May 26 03:04:30 PM PDT 24 May 26 03:04:45 PM PDT 24 711789904 ps
T489 /workspace/coverage/default/15.sram_ctrl_stress_all_with_rand_reset.1830739216 May 26 03:07:26 PM PDT 24 May 26 03:07:40 PM PDT 24 642413143 ps
T490 /workspace/coverage/default/46.sram_ctrl_mem_walk.2116261785 May 26 03:16:06 PM PDT 24 May 26 03:20:27 PM PDT 24 56271886074 ps
T491 /workspace/coverage/default/35.sram_ctrl_max_throughput.1537913468 May 26 03:12:51 PM PDT 24 May 26 03:12:58 PM PDT 24 676185884 ps
T492 /workspace/coverage/default/4.sram_ctrl_partial_access.488297235 May 26 03:03:57 PM PDT 24 May 26 03:04:13 PM PDT 24 554374356 ps
T493 /workspace/coverage/default/43.sram_ctrl_max_throughput.2886102633 May 26 03:15:08 PM PDT 24 May 26 03:16:55 PM PDT 24 15107196302 ps
T494 /workspace/coverage/default/18.sram_ctrl_bijection.2720207851 May 26 03:08:10 PM PDT 24 May 26 03:22:29 PM PDT 24 14023717182 ps
T495 /workspace/coverage/default/10.sram_ctrl_executable.3848358773 May 26 03:05:52 PM PDT 24 May 26 03:13:02 PM PDT 24 7513294802 ps
T496 /workspace/coverage/default/26.sram_ctrl_executable.2804344917 May 26 03:10:15 PM PDT 24 May 26 03:17:19 PM PDT 24 14300005475 ps
T497 /workspace/coverage/default/19.sram_ctrl_smoke.3340149072 May 26 03:08:22 PM PDT 24 May 26 03:08:28 PM PDT 24 1487673801 ps
T498 /workspace/coverage/default/36.sram_ctrl_multiple_keys.2894490408 May 26 03:13:06 PM PDT 24 May 26 03:33:02 PM PDT 24 14141042943 ps
T499 /workspace/coverage/default/35.sram_ctrl_multiple_keys.1278427091 May 26 03:12:42 PM PDT 24 May 26 03:37:30 PM PDT 24 22140830529 ps
T500 /workspace/coverage/default/18.sram_ctrl_mem_walk.3699435660 May 26 03:08:15 PM PDT 24 May 26 03:10:27 PM PDT 24 19740504803 ps
T501 /workspace/coverage/default/49.sram_ctrl_max_throughput.2978361257 May 26 03:16:57 PM PDT 24 May 26 03:19:00 PM PDT 24 1532731197 ps
T502 /workspace/coverage/default/1.sram_ctrl_multiple_keys.2036106238 May 26 03:03:01 PM PDT 24 May 26 03:06:00 PM PDT 24 2320176119 ps
T503 /workspace/coverage/default/19.sram_ctrl_max_throughput.3655428623 May 26 03:08:35 PM PDT 24 May 26 03:11:27 PM PDT 24 1501036452 ps
T504 /workspace/coverage/default/25.sram_ctrl_max_throughput.1416186998 May 26 03:09:56 PM PDT 24 May 26 03:12:29 PM PDT 24 770603789 ps
T505 /workspace/coverage/default/25.sram_ctrl_multiple_keys.753270382 May 26 03:09:56 PM PDT 24 May 26 03:29:35 PM PDT 24 95791602719 ps
T506 /workspace/coverage/default/31.sram_ctrl_multiple_keys.3753836051 May 26 03:11:34 PM PDT 24 May 26 03:52:18 PM PDT 24 65895554802 ps
T507 /workspace/coverage/default/5.sram_ctrl_stress_pipeline.4256057822 May 26 03:04:06 PM PDT 24 May 26 03:08:48 PM PDT 24 22471423669 ps
T508 /workspace/coverage/default/23.sram_ctrl_partial_access_b2b.1553992317 May 26 03:09:25 PM PDT 24 May 26 03:15:46 PM PDT 24 11769399421 ps
T509 /workspace/coverage/default/21.sram_ctrl_stress_all_with_rand_reset.249574638 May 26 03:09:10 PM PDT 24 May 26 03:09:40 PM PDT 24 1217662955 ps
T510 /workspace/coverage/default/42.sram_ctrl_partial_access.3742732735 May 26 03:14:48 PM PDT 24 May 26 03:16:56 PM PDT 24 1411311073 ps
T511 /workspace/coverage/default/40.sram_ctrl_alert_test.1439298719 May 26 03:14:33 PM PDT 24 May 26 03:14:34 PM PDT 24 60294802 ps
T512 /workspace/coverage/default/11.sram_ctrl_ram_cfg.2317203891 May 26 03:06:08 PM PDT 24 May 26 03:06:13 PM PDT 24 695599000 ps
T513 /workspace/coverage/default/21.sram_ctrl_partial_access.280636128 May 26 03:08:56 PM PDT 24 May 26 03:09:16 PM PDT 24 1381684147 ps
T514 /workspace/coverage/default/16.sram_ctrl_alert_test.168714403 May 26 03:07:39 PM PDT 24 May 26 03:07:40 PM PDT 24 41780573 ps
T515 /workspace/coverage/default/4.sram_ctrl_executable.3130269446 May 26 03:04:06 PM PDT 24 May 26 03:14:36 PM PDT 24 8756542612 ps
T516 /workspace/coverage/default/14.sram_ctrl_throughput_w_partial_write.1465073098 May 26 03:06:56 PM PDT 24 May 26 03:08:58 PM PDT 24 1571240261 ps
T517 /workspace/coverage/default/17.sram_ctrl_ram_cfg.1550511544 May 26 03:07:59 PM PDT 24 May 26 03:08:03 PM PDT 24 1784029116 ps
T518 /workspace/coverage/default/29.sram_ctrl_partial_access_b2b.1305107952 May 26 03:11:02 PM PDT 24 May 26 03:16:18 PM PDT 24 7082801774 ps
T519 /workspace/coverage/default/18.sram_ctrl_partial_access_b2b.148282330 May 26 03:08:09 PM PDT 24 May 26 03:14:47 PM PDT 24 98131995978 ps
T520 /workspace/coverage/default/40.sram_ctrl_access_during_key_req.2881172372 May 26 03:14:17 PM PDT 24 May 26 03:16:50 PM PDT 24 4864703973 ps
T521 /workspace/coverage/default/30.sram_ctrl_lc_escalation.1963880424 May 26 03:11:26 PM PDT 24 May 26 03:12:36 PM PDT 24 12668343842 ps
T522 /workspace/coverage/default/2.sram_ctrl_stress_pipeline.3056187168 May 26 03:03:12 PM PDT 24 May 26 03:09:59 PM PDT 24 37367154587 ps
T523 /workspace/coverage/default/13.sram_ctrl_multiple_keys.558596735 May 26 03:06:34 PM PDT 24 May 26 03:29:29 PM PDT 24 80872819574 ps
T524 /workspace/coverage/default/16.sram_ctrl_mem_partial_access.605709218 May 26 03:07:40 PM PDT 24 May 26 03:09:16 PM PDT 24 5578943061 ps
T525 /workspace/coverage/default/2.sram_ctrl_partial_access_b2b.129141204 May 26 03:03:16 PM PDT 24 May 26 03:08:32 PM PDT 24 13987489639 ps
T526 /workspace/coverage/default/46.sram_ctrl_bijection.1088964184 May 26 03:16:09 PM PDT 24 May 26 03:48:13 PM PDT 24 109264267969 ps
T527 /workspace/coverage/default/27.sram_ctrl_stress_all_with_rand_reset.3311426887 May 26 03:10:38 PM PDT 24 May 26 03:10:56 PM PDT 24 504817586 ps
T528 /workspace/coverage/default/20.sram_ctrl_stress_pipeline.296469479 May 26 03:08:44 PM PDT 24 May 26 03:13:59 PM PDT 24 6023140665 ps
T529 /workspace/coverage/default/47.sram_ctrl_max_throughput.2519363444 May 26 03:16:21 PM PDT 24 May 26 03:17:58 PM PDT 24 2994796219 ps
T530 /workspace/coverage/default/33.sram_ctrl_smoke.1531966506 May 26 03:12:11 PM PDT 24 May 26 03:12:16 PM PDT 24 380994590 ps
T531 /workspace/coverage/default/42.sram_ctrl_stress_pipeline.2860142289 May 26 03:14:45 PM PDT 24 May 26 03:19:16 PM PDT 24 17779026744 ps
T532 /workspace/coverage/default/33.sram_ctrl_stress_all_with_rand_reset.237367415 May 26 03:12:18 PM PDT 24 May 26 03:12:39 PM PDT 24 2534948422 ps
T533 /workspace/coverage/default/31.sram_ctrl_ram_cfg.1013396928 May 26 03:11:49 PM PDT 24 May 26 03:11:53 PM PDT 24 362718962 ps
T534 /workspace/coverage/default/15.sram_ctrl_bijection.2210594642 May 26 03:07:13 PM PDT 24 May 26 03:55:59 PM PDT 24 501711738960 ps
T535 /workspace/coverage/default/7.sram_ctrl_partial_access_b2b.1906738927 May 26 03:04:51 PM PDT 24 May 26 03:09:00 PM PDT 24 24973421539 ps
T536 /workspace/coverage/default/1.sram_ctrl_executable.1000553924 May 26 03:03:05 PM PDT 24 May 26 03:16:15 PM PDT 24 42570044414 ps
T537 /workspace/coverage/default/40.sram_ctrl_partial_access.708950282 May 26 03:14:11 PM PDT 24 May 26 03:15:03 PM PDT 24 854211633 ps
T538 /workspace/coverage/default/10.sram_ctrl_smoke.2015587571 May 26 03:05:48 PM PDT 24 May 26 03:08:38 PM PDT 24 7526280129 ps
T539 /workspace/coverage/default/27.sram_ctrl_alert_test.3064691443 May 26 03:10:37 PM PDT 24 May 26 03:10:38 PM PDT 24 10818658 ps
T540 /workspace/coverage/default/24.sram_ctrl_max_throughput.1345226052 May 26 03:09:39 PM PDT 24 May 26 03:11:31 PM PDT 24 1523755946 ps
T541 /workspace/coverage/default/5.sram_ctrl_bijection.3941500252 May 26 03:04:07 PM PDT 24 May 26 03:37:26 PM PDT 24 101153220672 ps
T542 /workspace/coverage/default/45.sram_ctrl_bijection.553888593 May 26 03:15:41 PM PDT 24 May 26 03:40:45 PM PDT 24 128099813506 ps
T543 /workspace/coverage/default/37.sram_ctrl_ram_cfg.1470814243 May 26 03:13:27 PM PDT 24 May 26 03:13:31 PM PDT 24 363330597 ps
T544 /workspace/coverage/default/38.sram_ctrl_regwen.2195918175 May 26 03:13:42 PM PDT 24 May 26 03:37:18 PM PDT 24 67177367065 ps
T545 /workspace/coverage/default/35.sram_ctrl_stress_all_with_rand_reset.3962164004 May 26 03:12:59 PM PDT 24 May 26 03:13:14 PM PDT 24 397014524 ps
T546 /workspace/coverage/default/23.sram_ctrl_multiple_keys.715720450 May 26 03:09:24 PM PDT 24 May 26 03:16:48 PM PDT 24 6976524597 ps
0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%